



# Leakage and Thermal Reliability Optimization of Stacked Nanosheet Field-Effect Transistors with SiC Layers

Cong Li<sup>1,\*</sup>, Yali Shao<sup>2</sup>, Fengyu Kuang<sup>1</sup>, Fang Liu<sup>2</sup>, Yunqi Wang<sup>1</sup>, Xiaoming Li<sup>1</sup> and Yiqi Zhuang<sup>1</sup>



- <sup>2</sup> Beijing Smartchip Microelectronics Technology Company Limited, Beijing 100089, China
- \* Correspondence: licong@xidian.edu.cn; Tel.: +86-29-88201983

Abstract: In this work, we propose a SiC-NSFET structure that uses a PTS scheme only under the gate, with SiC layers under the source and drain, to improve the leakage current and thermal reliability. Punch-through stopper (PTS) doping is widely used to suppress the leakage current, but aggressively high PTS doping will cause additional band-to-band (BTBT) current. Therefore, the bottom oxide isolation nanosheet field-effect transistor (BOX-NSFET) can further reduce the leakage current and become an alternative to conventional structures with PTS. However, thermal reliability issues, like bias temperature instability (BTI), hot carrier injection (HCI), and time-dependent dielectric breakdown (TDDB), induced by the self-heating effect (SHE) of BOX-NSFET, become more profound due to the lower thermal conductivity of  $SiO_2$  than silicon. Moreover, the bottom oxide will reduce the stress along the channel due to the challenges associated with growing high-quality SiGe material on SiO<sub>2</sub>. Therefore, this method faces difficulties in enhancing the mobility of p-type devices. The comprehensive TCAD simulation results show that SiC-NSFET significantly suppresses the substrate leakage current compared to the conventional structure with PTS. In addition, compared to the BOX-NSFET, the stress reduction caused by the bottom oxide is avoided, and the SHE is mitigated. This work provides significant design guidelines for leakage and thermal reliability optimization of next-generation advanced nodes.

**Keywords:** gate-all-around (GAA); band-to-band tunneling (BTBT); reliability; self-heating effect (SHE); nanosheet field-effect transistor (NSFET)

## 1. Introduction

In recent decades, multi-gate devices have been considered the most promising devices for advanced nodes at 22 nm and beyond, with significant improvements in short-channel effects (SCEs) [1]. Compared to traditional planar MOSFETs, FinFETs exhibit higher driving capability and superior gate control ability, leading to their successful development for high-volume integrated circuits from the 22 nm to 5 nm nodes [2,3]. However, as device sizes scale down to 3 nm and beyond, FinFET faces severe SCEs due to the reduced flexibility of the fins, resulting in challenges to conventional scaling rules. Therefore, a more efficient channel geometry suppressing the SCE from all directions is critical [4,5]. Gate-all-around transistors have been widely studied due to their enhanced gate control capability with the channel surrounded by the gate. Among them, stacked nanosheet field-effect transistors (NSFETs) are regarded as promising candidates to replace FinFET technology thanks to their excellent gate control capabilities, superior current drive capabilities, variable channel widths, and FinFET-compatible processes [6–9].

Although NSFET devices exhibit excellent performance, research to optimize the performance of such devices continues. On the one hand, as the device size shrinks, the parasitic channel influence in NSFET on the leakage current becomes increasingly significant [10,11]. To address this issue, several improved solutions have been proposed. One widely implemented strategy is the introduction of punch-through stopper (PTS)



Citation: Li, C.; Shao, Y.; Kuang, F.; Liu, F.; Wang, Y.; Li, X.; Zhuang, Y. Leakage and Thermal Reliability Optimization of Stacked Nanosheet Field-Effect Transistors with SiC Layers. *Micromachines* **2024**, *15*, 424. https://doi.org/10.3390/mi15040424

Academic Editor: Sadia Ameen

Received: 12 February 2024 Revised: 19 March 2024 Accepted: 19 March 2024 Published: 22 March 2024



**Copyright:** © 2024 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (https:// creativecommons.org/licenses/by/ 4.0/). doping to suppress the impact of the parasitic channel [12]. However, aggressively high PTS doping will increase the band-to-band tunneling (BTBT) current from the drain to the substrate, leading to increased leakage current and static power consumption [13,14]. In addition, the leakage current between the source and drain can be minimized by utilizing bottom dielectric isolation (BDI) on the substrate [15,16]. To balance the mobility difference between n-type and p-type devices in complementary metal oxide semiconductor (CMOS) technology, a high-quality source/drain is essential for applying strain to the channel. However, the bottom oxide will reduce the stress along the channel due to the challenges associated with growing high-quality SiGe material on SiO<sub>2</sub> [17]. Therefore, the bottom oxide isolation nanosheet field-effect transistor (BOX-NSFET) has difficulty boosting the mobility of p-type devices.

On the other hand, the channel of NSFET is surrounded by gate oxide, which makes it difficult to dissipate the heat generated in the channel, thereby increasing the lattice temperature [18,19]. The rising lattice temperature will aggravate the reliability issues, such as the bias temperature instability (BTI) effect, time-dependent dielectric breakdown (TDDB), and hot carrier injection (HCI) effect [20,21]. Therefore, improving the self-heating effect (SHE) in NSFETs is also a significant focus of current research [20,22,23]. The bottom oxide isolation structure mentioned above makes it difficult for heat to transfer from the channel to the substrate due to the lower thermal conductivity of  $SiO_2$  compared to silicon, leading to a more profound SHE in NSFETs than conventional devices [24,25]. To alleviate SHE, one approach is to reduce the thickness of the bottom oxide isolation layer. However, achieving thin oxide isolation layers at the nanoscale is challenging, and a thin oxide isolation layer is less effective in suppressing leakage current. Alternatively, a new structure that utilizes material with higher thermal conductivity, such as diamond, can be adopted [26]. Using diamond layers under S/D regions can significantly mitigate the SHE. However, due to the significant lattice mismatch between silicon and diamond, growing diamond on silicon poses challenges.

This work proposes a novel nanosheet transistor structure that introduces a PTS doping scheme under the gate and SiC layers under S/D regions (SiC-NSFET). Compared to the NSFET with a conventional PTS scheme, implementing the PTS doping scheme only under the gate reduces the increased BTBT current caused by the aggressively high PTS doping. In addition, the SiC material is a wide-bandgap semiconductor material, which further suppresses the substrate leakage current thanks to a larger tunneling barrier width for carriers [27]. Compared to the BOX-NSFET, the SiC-NSFET can avoid stress reduction along the channel direction caused by the bottom oxide isolation layer. Moreover, due to the higher thermal conductivity of SiC layers than SiO<sub>2</sub>, heat generated within the channel can be transferred more efficiently from the bottom of the S/D regions to the substrate. This process helps to reduce the performance degradation caused by the SHE. Therefore, the SiC-NSFET structure can address the increased BTBT current resulting from the aggressively high PTS doping and effectively improve thermal reliability by optimizing the heat conduction path without stress reduction along the channel direction. This significant development offers valuable insights for further scaling of device sizes, particularly optimizing the substrate structure.

The rest of this article is organized as follows. Section 2 mainly introduces the device structure and electrical parameters in the simulation. The process flow and the simulation setting are also discussed. Section 3 analyzes the leakage current and the thermal reliability in NSFETs. Finally, the conclusion is presented in Section 4.

## 2. Device Structure and Simulation Methodology

#### 2.1. Device Structure

The three-stacked 7-nm NSFET structures with the punch-through stopper (PTS) doping scheme used in this work are referred to in [28]. All the essential device geometry parameters are listed in Table 1.

Parameters	Values
Gate length, $L_g$	12 nm
Spacer length, $L_{sp}$	5 nm
Source/drain length, $L_{sd}$	13 nm
Contact gate pitch, CGP	48 nm
Channel width, W <sub>ch</sub>	20 nm
Channel thickness, $t_{ch}$	5 nm
Thickness of SiC layers, $t_{SiC}$	30 nm
Vertical channel space, $N_{ch}$	10 nm
Equivalent oxide thickness, EOT	0.7 nm
Channel doping, N <sub>channel</sub>	$1 imes 10^{17}~\mathrm{cm}^{-3}$
Source/drain doping, $N_{SD}$	$1 imes 10^{20}~\mathrm{cm}^{-3}$
Punch-through stopper (PTS) doping, $N_{PTS}$	$5 imes 10^{18}~\mathrm{cm}^{-3}$
Contact resistance	$1  imes 10^{-9} \ \Omega{\cdot}cm^2$

Table 1. Geometry parameters for NSFETs.

Figure 1 presents the SiC-NSFET proposed in this work, BOX-NSFET, and a conventional PTS structure. We designed a similar structure based on the cross-sectional shapes provided in [8]. The gate length ( $L_g$ ) and inner spacer length ( $L_{sp}$ ) are set to 12 and 5 nm, respectively. The S/D length ( $L_{sd}$ ) is adjusted to 13 nm. The vertical channel space ( $N_{ch}$ ) and channel thickness ( $t_{ch}$ ) are set to 10 and 5 nm, respectively. For SiC layers under the S/D regions, we used the 4H-SiC during simulation, and the thickness ( $t_{SiC}$ ) is fixed at 30 nm. The S/D regions and channels are uniformly doped, but the S/D extension regions are doped with a Gaussian doping profile. The doping concentrations of the channel and S/D regions are  $1 \times 10^{17}$  cm<sup>-3</sup> and  $1 \times 10^{20}$  cm<sup>-3</sup> [14], respectively. For the PTS structure, the doping concentration is set to  $5 \times 10^{18}$  cm<sup>-3</sup> [22]. An effective-oxide-thickness (EOT) of 0.7 nm (0.45 nm of SiO<sub>2</sub> and 1.5 nm of HfO<sub>2</sub>) is achieved. The S/D contact resistances of the NSFET are  $1 \times 10^{-9} \Omega \cdot \text{cm}^2$  [28].



**Figure 1.** The device structures used for comparison; (**a**) 3D view of the proposed SiC-NSFET, (**b**) X-X' view of the BOX-NSFET, (**c**) X-X' view of the NSFET with a conventional PTS structure, and (**d**) X-X' view of the SiC-NSFET.

## 2.2. Process Flow

Figure 2 shows the possible process flow for the proposed SiC-NSFET structure; the specific fabrication steps are referred to [15]. The process sequence for the SiC-NSFET structure is as follows.

The proposed SiC-NSFET can be fabricated on the bulk silicon substrate. First, to implement SiC layers under S/D regions, the substrate is etched to form a sub-fin instead of obtaining an additional S/D recess during the subsequent S/D etching process. The



benefit of this is that highly uniform recess patterns can be obtained, which reduces the variations of the SiC layer.

Figure 2. Possible process flow for the proposed SiC-NSFET. (a–f) Images illustrate the critical steps.Additional steps not used for conventional NSFETs are marked in red. (a) Multilayer stack epitaxy.(d) Bottom SiGe release. (e) Bottom SiC deposition.

Then, bottom thick SiGe layers containing a high % of Ge are grown on both sides of the sub-fin, followed by the stacks of low Ge% in SiGe/Si. The % of Ge in the regular SiGe layers is reduced to increase the selectivity between the regular SiGe layers and the bottom SiGe. However, due to the decrease in Ge% in the regular SiGe layers, the selectivity between the regular SiGe and the Si layers is reduced, thereby increasing the challenges of inner spacer formation and channel release [15]. This requires a process with high selectivity to prevent the etching of Si layers, which can lead to the formation of non-ideal inner spacers and channels, and may even cause yield issues [29].

Apart from the two additional steps not used in conventional structures in (a), all other steps are the same as those for conventional NSFET structures before the inner spacer formation. Subsequently, the bottom SiGe layers are etched (d), and the SiC layers are deposited (e). Fortunately, using plasma-based deposition techniques, researchers have developed many strategies to synthesize SiC thin films on silicon. As early as 1983, Shigehiro et al. proposed a reproducible process for producing single-crystal SiC with an intermediate buffer layer of sputtered SiC [30]. Furthermore, Nierlly et al. reported that the lattice mismatch problem between SiC and Si could be overcome by using an aluminum nitride (AlN) intermediate layer [31]. Therefore, it is desirable for SiC thin films to be grown on Si-substrates.

The remaining steps are identical to those in the conventional NSFET structure process, including the S/D epitaxy, dummy gate removal, channel release, gate oxide deposition, and metal gate formation. Therefore, compared to the process for the conventional NSFET structure, only four additional steps marked in red are required to achieve the SiC-NSFET structure.

### 2.3. Simulation Settings

The channel had a rectangular cross-sectional shape with rounded corners in this calibration work, and the crescent inner spacer was also designed [8]. The density gradient quantization model was used to consider the quantum confinement effect of the nanosheets. The bandgap narrowing Slotboom model was used to calculate the effective bandgap width, determining the intrinsic density. The recombination models included Shockley–Read–Hall (SRH), Auger, and Hurkx BTBT. As the thickness of the nanosheet channel was only a few nanometers ( $N_{ch} = 5$  nm), the mobility could not be expressed with a typical field-dependent interface model. Thus, the thin-layer mobility and Lombardi models were applied to account for the phonon and surface roughness scattering. The doping dependence model was also included to describe the carrier velocity saturation effect at high electric fields. The thermodynamic model was used to simulate the effect of SHE on lattice temperature. The distributed interface thermal conductivity between the Si channel and SiO<sub>2</sub> was also considered, with a value of  $2 \times 10^{-4}$  cm<sup>2</sup>/KW [32]. The other thermal parameters are listed in Table 2.

Table 2. Thermal parameters for NSFETs.

Parameters	Values
Channel thermal conductivity, $K_{ch}$	8.07 W/(m·K)
Source/drain thermal conductivity, $K_{SD}$	16.61 W/(m·K)
Oxide thermal conductivity (SiO <sub>2</sub> ), $K_{SiO_2}$	1.4 W/(m·K)
High-k thermal conductivity (HfO <sub>2</sub> ), $K_{HfO_2}$	2.3 W/(m·K)
Inner spacer thermal conductivity, $K_{Si_2N_4}$	18.5 W/(m·K)
PTS thermal conductivity, $K_{PTS}$	148 W/(m·K)
Substrate thermal conductivity, $K_{sub}$	148 W/(m·K)

To ensure the accuracy of the following simulations, the physical parameters of NSFET were calibrated using the experimental data in [8]. Figure 3 shows good calibration with the experimental data. Under the negative bias, we calibrated the generation and recombination parameter values of the tunneling model. Under the positive bias, we adjusted the channel doping concentration and the gate metal work function to match the experimental results in the subthreshold region. Then, we adjusted the high-field saturation model parameters to make the simulation results match the experimental data in the saturation region.



**Figure 3.** The calibration of transfer characteristics  $(I_d - V_g)$  of the conventional NSFET structure with experimental data from [8].

# 3. Results and Discussion

# 3.1. Reduction in Leakage Current

In conventional punch-through stopper (PTS) substrates, the negative bias-driven band-to-band (BTBT) tunneling effect is a problem that needs to be solved [26]. The SiC-NSFET structure proposed in this work may be a potential solution. This section focuses on analyzing the leakage current of the SiC-NSFET and conventional structure under negative bias, highlighting the advantages of SiC-NSFET.

Figure 4a illustrates the transfer characteristics of SiC-NSFET and a conventional structure. Under positive bias, it can be seen that the I–V curves of the two structures exhibit minimal differences with no significant variance. However, under the negative bias, the leakage current of SiC-NSFET is significantly lower than that of a conventional structure. Figure 4b plots the comparative analysis results of the transfer characteristics under negative bias to further analyze the difference in the leakage current between the two distinct structures. To show the leakage current suppression of the SiC-NSFET structure more intuitively, the gray bar graph in Figure 4b shows the SiC-NSFET leakage reduction compared to the conventional structure. The leakage reduction can be calculated from the following equation:

$$Leakage \ reduction = \frac{I_{DS,Conv} - I_{DS,SiC}}{I_{DS,Conv}}$$
(1)

Here,  $I_{DS,Conv}$  and  $I_{DS,SiC}$  represent the leakage currents of the conventional structure and SiC-NSFET, respectively. Under  $V_{GS} = 0$  V and  $V_{GS} = -0.7$  V, the leakage current of the SiC-NSFET structure is decreased by 3.1% and 31.2%, respectively, compared with the conventional structure. The maximum leakage reduction is 53.1% under  $V_{GS} = -0.25$  V.



**Figure 4.** The transfer characteristics of the simulated NSFETs. (**a**)  $I_{DS}-V_{GS}$  curves of the proposed SiC-NSFET and the conventional structure. (**b**) Drain current and leakage reduction of the two devices under negative gate bias.

To analyze the leakage current suppression mechanism of the SiC-NSFET structure under negative bias, we divide the total drain leakage current ( $I_{Drain}$ ) into two separate components. One component is the substrate leakage current ( $I_{Substrate}$ ) caused by the minority carrier tunneling from the drain to the substrate. The other component is the drain-to-source leakage current ( $I_{Source}$ ). Consequently, the total I drain can be expressed as the sum of  $I_{Substrate}$  plus  $I_{Source}$  [14,33]. Figure 5a illustrates the behavior of the  $I_{Source}$  for both structures under negative bias. As the negative bias increases,  $I_{Source}$  first decreases and then increases. Compared to the traditional structure, the  $I_{Source}$  of the SiC-NSFET is slightly higher than that of the conventional structure. In contrast, the SiC-NSFET structure has apparent advantages in suppressing the substrate current, as shown in Figure 5b. Compared with the conventional structure, the  $I_{Substrate}$  of SiC-NSFET is reduced by 89% on average, and the maximum reduction is 91.3%.



**Figure 5.** Comparison between different current components. (**a**) Source current, (**b**) substrate current under various negative gate voltages for SiC-NSFET and the conventional structure.

The results in Figure 5 can be explained by Figures 6 and 7. Due to SiC layers in the substrate of SiC-NSFET, there is a difference in the electric field. Figures 6a,b illustrate the electric field distribution of SiC-NSFET and conventional NSFET at the cutlines, A-A' and B-B', respectively. In the SiC-NSFET substrate, the electric field exhibits a more uniform distribution across the SiC layers, resulting in more electric field lines extending to the substrate under the gate. Therefore, compared with the conventional NSFET structure, the proposed SiC-NSFET has a weakened electric field under the drain-substrate junction and an enhanced electric field under the substrate beneath the gate. The larger the electric field, the higher the BTBT generation rate [34]. Therefore, compared with the conventional structure, the BTBT generation rate of SiC-NSFET in the substrate is higher at the cutline A-A'. However, at the cutline, B-B', the BTBT generation rate at the drain-substrate junction decreases significantly, as shown in Figure 7. The higher the BTBT generation rate, the larger the BTBT current [33]. Therefore, SiC-NSFET exhibits a larger  $I_{Source}$  and a smaller  $I_{Substrate}$  than conventional devices.



**Figure 6.** The electric field distribution along the z-axis for the above two NSFETs under negative bias at  $V_{GS} = -0.7$  V. (a) Across the substrate under the gate. (b) Across the substrate under the S/D.

Figure 8a depicts the leakage current of the SiC-NSFET structure with varying SiC layer thicknesses. It can be seen from the figure that when the thickness is less than 15 nm, the leakage current increases as the thickness decreases. This is because a thin SiC layer cannot effectively disperse the electric field at the drain-substrate junction, resulting in a high  $I_{Substrate}$ . However, when the thickness of the SiC layer exceeds or equals 15 nm, the SiC

layer significantly disperses the electric field at the drain-substrate junction, resulting in a reduction in  $I_{Substrate}$  that is much greater than the increase in  $I_{Source}$ . Consequently, the leakage current decreases. Figure 8b exhibits the electric field distribution along the z-axis for SiC layers with different thicknesses. It can be seen that the peak electric field at the drain-substrate junction decreases as the SiC layer thickness increases. The electric field at the drain-substrate junction decreases significantly when the SiC layer thickness exceeds or equals 15 nm. Thus, to effectively suppress the substrate current, SiC-NSFET requires a SiC layer with a thickness of at least 15 nm.



**Figure 7.** Cross-sectional view of BTBT generation distribution in (**a**) the conventional structure, and (**b**) SiC-NSFET under negative bias at  $V_{GS} = -0.7$  V.



**Figure 8.** Simulation results of the above two NSFETs under negative bias at  $V_{GS} = -0.7$  V with different  $t_{SiC}$  values. (a) Leakage current versus  $t_{SiC}$  and (b) electric field distribution along the z-axis.

Figure 9a illustrates the leakage current variations in two structures with the  $N_{PTS}$  at  $T_{SiC}$  = 30 nm. The conventional structure is defined as device A, while the SiC-NSFET structure is defined as device B. As the  $N_{PTS}$  increases, the leakage current in the conventional structure rises significantly, with the maximum value being 101.0% higher than the minimum. However, the leakage current in the SiC-NSFET remains relatively unchanged, with the maximum value only being 8.6% higher than the minimum. Because SiC layers scatter the drain-substrate junction electric field, the SiC-NSFET has a smaller drain-substrate junction electric field but a higher fringing electric field near SiC layers, resulting in a

larger  $I_{Source}$  and a lower  $I_{Substrate}$ . Typically, the  $I_{Substrate}$  is much smaller than the  $I_{Source}$ . However, when the  $N_{PTS}$  exceeds  $5 \times 10^{18}$  cm<sup>-3</sup>, the  $I_{Substrate}$  in the conventional structure starts to surpass the  $I_{Source}$  and even exceeds the total leakage current of the SiC-NSFET, becoming the dominant component of the leakage current. As the  $N_{PTS}$  increases, the SiC-NSFET exhibits an enhanced suppression of the leakage current due to the distinct  $I_{Substrate}$ behavior in the two structures, as shown in Figure 9b. When the  $N_{PTS}$  is  $1 \times 10^{19}$  cm<sup>-3</sup>, the performance of SiC-NSFET is improved by 47.8% compared with the conventional structure. The range of reasonable  $N_{PTS}$  for effectively suppressing the leakage current in the SiC-NSFET is much broader than in the conventional structure. Therefore, the SiC-NSFET demonstrates significantly better leakage current suppression than the conventional structure, especially at higher  $N_{PTS}$ .



**Figure 9.** Simulation results of the above two NSFETs under negative bias at  $V_{GS} = -0.7$  V with different  $N_{PTS}$  values. (a) Different current components and (b) leakage reduction versus  $N_{PTS}$ .

## 3.2. Improvement in Thermal Reliability

In this section, we analyze the SHE influence on the electrical characteristics of SiC-NSFET compared to the conventional structure and the buried oxide isolation NSFET (BOX-NSFET). The high-energy electrons collide with the lattice and lose energy, which is then transferred to the lattice, increasing lattice temperature  $(T_L)$  [35]. Figure 10 presents the distribution of  $T_L$  and the heat flux for the three structures. Figure 10a shows that the BOX-NSFET has the highest  $T_L$ , while SiC-NSFET has the lowest. The maximum lattice temperature  $(T_{L,max})$  is in the channel region, close to the drain extension, where the high electric field enhances the scattering between electrons and phonons. Figure 10b reveals that the heat flux is higher in the drain extension and its adjacent spacers compared to the source extension and its adjacent spacers. This is because the heat generated in the channel mainly accumulates near the drain extension, with the device primarily dissipating heat through the drain electrode [20]. At the same time, as the thermal conductivity of the material under S/D increases, the heat flux from CH2 to the substrate increases. In the BOX-NSFET, the significantly lower thermal conductivity of SiO<sub>2</sub> compared to Si results in heat flux to the substrate being concentrated in the bulk region under the gate. However, in SiC-NSFET, the higher thermal conductivity of SiC leads to the heat flux primarily concentrated in the SiC layers under the S/D. Consequently, compared to the other two structures, the SiC-NSFET mitigates the SHE.

Figure 11 shows the results of the heat flux ratio for the different electrodes in the three structures. From the results in Figure 11, a lot of heat flows toward the substrate in all three structures. When the thermal conductivity of the material under the S/D increases, the heat flow toward the substrate increases, leading to an increase in the heat flux ratio of the substrate electrodes. The heat flux ratios for the substrate electrode in the BOX-NSFET, conventional structure, and SiC-NSFET are 33.7%, 41.0%, and 48.4%, respectively. The device variation  $T_L$  across the channel is presented in Figure 12a. It can be seen that

the  $T_L$  of CH2 is the highest due to its greater distance from the electrodes, resulting in a longer heat transfer path. Due to the difference in the heat flux ratio from the channel to the substrate, the  $T_L$  of CH3 is higher than that of CH2 in BOX-NSFET and conventional structure. However, the  $T_L$  of CH3 is lower than that of CH1 in SiC-NSFET. In addition, the  $T_L$  differences between the nanosheets in the three structures are different. Figure 12b gives the variation of the  $T_L$  device along the CH2. It can be seen that the maximum gradient of  $T_L$  is in the channel region, compared to the S/D regions.



**Figure 10.** Heat distribution under  $V_{GS} = V_{DS} = 0.7$  V in BOX-NSFET, conventional structure and SiC-NSFET. (a) Lattice temperature and (b) heat flux.



Figure 11. Heat flux in electrodes in (a) BOX-NSFET, (b) conventional structure, and (c) SiC-NSFET.



Figure 12. Cutline plot of lattice temperature (a) across the channels and (b) along the CH2.

Figure 13 shows the impact of ambient temperature ( $T_A$ ) on the TL and effective thermal resistance ( $R_{th} = (T_L - T_A)/P_{in}$ ) of the three structures. As  $T_A$  increases, both  $T_{L,max}$  and  $R_{th}$  of the device increase. When  $T_A$  increases from 300 K to 370 K,  $T_L$  and  $R_{th}$  of the BOX-NSFET degrade by 20.1% and 113.6%, respectively. However, in SiC-NSFET, the thermal degradation caused by SHE can be alleviated as  $T_L$  and  $R_{th}$  are improved by 22.5% and 19.3%, respectively, compared with BOX-NSFET.



**Figure 13.** Variation of (**a**) maximum lattice temperature ( $T_{L,max}$ ) and (**b**) effective thermal resistance versus ambient temperature.

In the nanoscale regime, the channel thickness ( $t_{ch}$ ) and the gate length ( $L_g$ ) significantly impact the thermal characteristics of NSFETs [36]. Therefore, we investigated the impact of different  $t_{ch}$  and  $L_g$  values on NSFETs. Figure 14a illustrates how  $T_{L,max}$  varies with  $t_{ch}$ . As  $t_{ch}$  increases, the channel volume increases, increasing the channel current [37]. In SiC-NSFET, the effect of SHE on the active regions is mitigated because the heat flows more to the substrate. When  $t_{ch}$  increases, the  $T_{L,max}$  of SiC-NSFET is significantly lower than that of BOX-NSFET and the conventional structure. Figure 14b explores how  $T_{L,max}$ varies with  $L_g$ . As  $L_g$  increases, the channel current decreases. The decreased electric field decreases the energy the carriers obtain in the drain extension region, reducing the scattering between the electrons and phonons. This results in a lower  $T_{L,max}$ . As  $L_g$  increases, the heat flow to the gate electrode increases, decreasing the  $T_{L,max}$  difference between different structures. However, the  $T_{L,max}$  of SiC-NSFET is significantly reduced compared to BOX-NSFET and the conventional structure. In summary, the thermal characteristics of NSFETs can be optimized by adjusting the  $t_{ch}$  and  $L_g$  of the nanosheets.



**Figure 14.** Impact of varying (**a**) the channel length and (**b**) the nanosheet thickness on the maximum lattice temperature ( $T_{L,max}$ ) of the BOX-NSFET, SiC-NSFET, and the conventional structure.

### 4. Conclusions

In this work, we propose a SiC-NSFET structure that uses a PTS scheme only under the gate and SiC layers under the source and drain to improve the leakage current and thermal reliability. The I-V characteristics of NSFETs under negative bias were analyzed by separating the total leakage current into the source leakage current (I<sub>Source</sub>) and substrate leakage current ( $I_{Substrate}$ ). The results show that SiC-NSFET can effectively suppress the  $I_{Substrate}$ , and the performance improvement is up to 91.3% compared with the conventional structure. The optimal thickness of the SiC layer was found to be 15 nm. The SiC-NSFET exhibits superior immunity to punch-through stopper doping concentration  $(N_{PTS})$  variations compared to the conventional structure. As the N<sub>PTS</sub> increases, the leakage current in the conventional structure degrades by 101.0%, while the SiC-NSFET exhibits minimal leakage current changes. At an  $N_{PTS}$  of  $1 \times 10^{19}$  cm<sup>-3</sup>, the performance of SiC-NSFET is improved by 47.8% compared with the traditional structure. We also analyzed the self-heating effects (SHEs) of NSFETs under positive bias. The results indicate that the SiC-NSFET mitigates performance degradation due to the SHE, achieving the lowest lattice temperature ( $T_{L,max}$ ) and thermal resistance  $(R_{th})$ . The majority of heat generated in the channel is dissipated to the substrate. The heat flux ratios of the substrate electrode for the BOX-NSFET, conventional structure, and SiC-NSFET are 33.7%, 41.0%, and 48.4%, respectively. As the ambient temperature ( $T_A$ ) increases, both  $T_{L,max}$  and  $R_{th}$  increase. When  $T_A$  rises from 300 K to 370 K, the SiC-NSFET effectively mitigates SHE as the  $T_{L,max}$  and  $R_{th}$  are improved by 22.5% and 19.3%, respectively, compared with BOX-NSFET. The SiC-NSFET achieves the lowest  $T_{L,max}$  under varying the  $t_{ch}$  and  $L_g$ . Therefore, the proposed SiC-NSFET structure significantly reduces the leakage current and improves thermal reliability, offering valuable insights for the further scaling of device sizes.

Author Contributions: Conceptualization, C.L., X.L. and Y.S.; data curation, F.L. and Y.W.; formal analysis, X.L.; funding acquisition, Y.S. and F.L.; investigation, F.K. and C.L.; methodology, F.K., C.L. and Y.S.; project administration, C.L., X.L., Y.S., F.L. and Y.Z.; software, F.L.; supervision, C.L., Y.Z. and X.L.; validation, F.K. and Y.W.; visualization, Y.S. and F.K.; writing—original draft, F.K.; writing—review and editing, F.K., C.L., Y.S., X.L. and Y.Z. All authors have read and agreed to the published version of the manuscript.

**Funding:** The project was supported by the National Key Research and Development Program of China: Research on Industrial Analog Chip Designs and Process Compatibility and Standards for Reliability Technologies (grant number: 2022YFF0605800).

**Data Availability Statement:** All data that support the findings of this study are included within the article.

**Conflicts of Interest:** Authors Yali Shao and Fang Liu were employed by the company Beijing Smartchip Microelectronics Technology Company Limited. The remaining authors declare that the research was conducted in the absence of any commercial or financial relationships that could be construed as a potential conflict of interest.

# References

- Huang, T.; Cai, H.L.; He, S.; Li, Z.Y.; Jiang, Y.L. Significant Off-State Leakage Reduction for n-FinFET by Self-Adaptive TiN Etching. *IEEE Trans. Electron Devices* 2023, 70, 5443–5447. [CrossRef]
- Zhao, Y.; Xu, Z.; Tang, H.; Zhao, Y.; Tang, P.; Ding, R.; Zhu, X.; Zhang, D.W.; Yu, S. Compact Modeling of Advanced Gate-All-Around Nanosheet FETs Using Artificial Neural Network. *Micromachines* 2024, 15, 218. [CrossRef] [PubMed]
- Gu, J.; Zhang, Q.; Wu, Z.; Luo, Y.; Cao, L.; Cai, Y.; Yao, J.; Zhang, Z.; Xu, G.; Yin, H.; et al. Narrow Sub-Fin Technique for Suppressing Parasitic-Channel Effect in Stacked Nanosheet Transistors. *IEEE J. Electron Devices Soc.* 2022, 10, 35–39. [CrossRef]
- Sai Amudalapalli, V.V.; Bindu Valiveti, H.; Panigrahy, A.K. Design and Comparative Analysis of 10nm and 16nm Multichannel Nanosheet FinFET with Varying Doping Concentrations. In Proceedings of the 2023 8th International Conference on Communication and Electronics Systems (ICCES), Coimbatore, India, 1–3 June 2023; pp. 198–203. [CrossRef]
- Seon, Y.; Chang, J.; Yoo, C.; Jeon, J. Device and Circuit Exploration of Multi-Nanosheet Transistor for Sub-3 nm Technology Node. *Electronics* 2021, 10, 180. [CrossRef]
- 6. Yang, J.; Chen, K.; Wang, D.; Liu, T.; Sun, X.; Wang, Q.; Huang, Z.; Pan, Z.; Xu, S.; Wang, C.; et al. Impact of Stress and Dimension on Nanosheet Deformation during Channel Release of Gate-All-Around Device. *Micromachines* **2023**, *14*, 611. [CrossRef]
- Noh, C.; Han, C.; Won, S.M.; Shin, C. Vertical Gate-All-Around Device Architecture to Improve the Device Performance for Sub-5-nm Technology. *Micromachines* 2022, 13, 1551. [CrossRef]
- Loubet, N.; Hook, T.; Montanini, P.; Yeung, C.W.; Kanakasabapathy, S.; Guillom, M.; Yamashita, T.; Zhang, J.; Miao, X.; Wang, J.; et al. Stacked nanosheet gate-all-around transistor to enable scaling beyond FinFET. In Proceedings of the 2017 Symposium on VLSI Technology, Kyoto, Japan, 5–8 June 2017; pp. T230–T231. [CrossRef]
- 9. Kim, S.; Lee, K.; Kim, S.; Kim, M.; Lee, J.H.; Kim, S.; Park, B.G. Investigation of Device Performance for Fin Angle Optimization in FinFET and Gate-All-Around FETs for 3 nm-Node and Beyond. *IEEE Trans. Electron Devices* **2022**, *69*, 2088–2093. [CrossRef]
- 10. Maniyar, A.; Srinivas, P.S.T.N.; Tiwari, P.K.; Chang-Liao, K.S. Impact of Process-Induced Inclined Sidewalls on Gate-Induced Drain Leakage (GIDL) Current of Nanowire GAA MOSFETs. *IEEE Trans. Electron Devices* **2022**, *69*, 4815–4820. [CrossRef]
- Choi, Y.; Lee, K.; Yeon Kim, K.; Kim, S.; Lee, J.; Lee, R.; Kim, H.M.; Suh Song, Y.; Kim, S.; Lee, J.H.; et al. Simulation of the effect of parasitic channel height on characteristics of stacked gate-all-around nanosheet FET. *Solid-State Electron.* 2020, 164, 107686. [CrossRef]
- 12. Jegadheesan, V.; Sivasankaran, K.; Konar, A. Impact of geometrical parameters and substrate on analog/RF performance of stacked nanosheet field effect transistor. *Mater. Sci. Semicond. Process.* **2019**, *93*, 188–195. [CrossRef]
- 13. Zhang, Y.; Han, K.; Li, J. A Simulation Study of a Gate-All-Around Nanowire Transistor with a Core–Insulator. *Micromachines* **2020**, *11*, 223. [CrossRef]
- Jegadheesan, V.; Sivasankaran, K.; Konar, A. Optimized Substrate for Improved Performance of Stacked Nanosheet Field-Effect Transistor. *IEEE Trans. Electron Devices* 2020, 67, 4079–4084. [CrossRef]
- Zhang, J.; Frougier, J.; Greene, A.; Miao, X.; Yu, L.; Vega, R.; Montanini, P.; Durfee, C.; Gaul, A.; Pancharatnam, S.; et al. Full Bottom Dielectric Isolation to Enable Stacked Nanosheet Transistor for Low Power and High Performance Applications. In Proceedings of the 2019 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 7–11 December 2019; pp. 11.6.1–11.6.4. [CrossRef]
- 16. Yang, J.; Huang, Z.; Wang, D.; Liu, T.; Sun, X.; Qian, L.; Pan, Z.; Xu, S.; Wang, C.; Wu, C.; et al. A Novel Scheme for Full Bottom Dielectric Isolation in Stacked Si Nanosheet Gate-All-Around Transistors. *Micromachines* **2023**, *14*, 1107. [CrossRef]
- 17. Lee, K.S.; Yang, B.D.; Park, J.Y. Trench Gate Nanosheet FET to Suppress Leakage Current From Substrate Parasitic Channel. *IEEE Trans. Electron Devices* 2023, 70, 2042–2046. [CrossRef]
- Song, Y.S.; Kim, S.; Kim, J.H.; Kim, G.; Lee, J.H.; Choi, W.Y. Enhancement of Thermal Characteristics and On-Current in GAA MOSFET by Utilizing Al2O3-Based Dual-κ Spacer Structure. *IEEE Trans. Electron Devices* 2023, 70, 343–348. [CrossRef]
- 19. Venkateswarlu, S.; Badami, O.; Nayak, K. Electro-Thermal Performance Boosting in Stacked Si Gate-all-Around Nanosheet FET With Engineered Source/Drain Contacts. *IEEE Trans. Electron Devices* **2021**, *68*, 4723–4728. [CrossRef]
- Rathore, S.; Jaisawal, R.K.; Suryavanshi, P.; Kondekar, P.N. Investigation of ambient temperature and thermal contact resistance induced self-heating effects in nanosheet FET. *Semicond. Sci. Technol.* 2022, 37, 055019. [CrossRef]
- Choudhury, N.; Sharma, U.; Zhou, H.; Southwick, R.G.; Wang, M.; Mahapatra, S. Analysis of BTI, SHE Induced BTI and HCD Under Full VG/VD Space in GAA Nano-Sheet N and P FETs. In Proceedings of the 2020 IEEE International Reliability Physics Symposium (IRPS), Dallas, TX, USA, 28 April–30 May 2020; pp. 1–6. [CrossRef]
- 22. Kim, H.; Son, D.; Myeong, I.; Kang, M.; Jeon, J.; Shin, H. Analysis on Self-Heating Effects in Three-Stacked Nanoplate FET. *IEEE Trans. Electron Devices* **2018**, *65*, 4520–4526. [CrossRef]
- 23. Yoo, C.; Chang, J.; Seon, Y.; Kim, H.; Jeon, J. Analysis of Self-Heating Effects in Multi-Nanosheet FET Considering Bottom Isolation and Package Options. *IEEE Trans. Electron Devices* **2022**, *69*, 1524–1531. [CrossRef]

- 24. Jeong, J.; Yoon, J.S.; Lee, S.; Baek, R.H. Novel Trench Inner-Spacer Scheme to Eliminate Parasitic Bottom Transistors in Silicon Nanosheet FETs. *IEEE Trans. Electron Devices* 2023, 70, 396–401. [CrossRef]
- Petrosyants, K.O.; Silkin, D.S.; Popov, D.A. Comparative Characterization of NWFET and FinFET Transistor Structures Using TCAD Modeling. *Micromachines* 2022, 13, 1293. [CrossRef] [PubMed]
- Rathore, S.; Jaisawal, R.K.; Kondekar, P.N.; Bagga, N. Demonstration of a Nanosheet FET With High Thermal Conductivity Material as Buried Oxide: Mitigation of Self-Heating Effect. *IEEE Trans. Electron Devices* 2023, 70, 1970–1976. [CrossRef]
- 27. Chen, K.; Yang, J.; Wu, C.; Wang, C.; Xu, M.; Zhang, D.W. Strained Si Nanosheet pFET Based on SiC Strain Relaxed Buffer Layer for High Performance and Low Power Logic Applications. *IEEE Access* 2023, *11*, 65491–65495. [CrossRef]
- Liu, R.; Li, X.; Sun, Y.; Shi, Y. A Vertical Combo Spacer to Optimize Electrothermal Characteristics of 7-nm Nanosheet Gate-All-Around Transistor. *IEEE Trans. Electron Devices* 2020, 67, 2249–2254. [CrossRef]
- Loubet, N.; Kal, S.; Alix, C.; Pancharatnam, S.; Zhou, H.; Durfee, C.; Belyansky, M.; Haller, N.; Watanabe, K.; Devarajan, T.; et al. A Novel Dry Selective Etch of SiGe for the Enablement of High Performance Logic Stacked Gate-All-Around NanoSheet Devices. In Proceedings of the 2019 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 7–11 December 2019; pp. 11.4.1–11.4.4. [CrossRef]
- Nishino, S.; Powell, J.A.; Will, H.A. Production of large-area single-crystal wafers of cubic SiC for semiconductor devices. *Appl. Phys. Lett.* 1983, 42, 460–462. [CrossRef]
- Galvão, N.; Guerino, M.; Campos, T.; Grigorov, K.; Fraga, M.; Rodrigues, B.; Pessoa, R.; Camus, J.; Djouadi, M.; Maciel, H. The Influence of AlN Intermediate Layer on the Structural and Chemical Properties of SiC Thin Films Produced by High-Power Impulse Magnetron Sputtering. *Micromachines* 2019, 10, 202. [CrossRef]
- 32. Venkateswarlu, S.; Nayak, K. Hetero-Interfacial Thermal Resistance Effects on Device Performance of Stacked Gate-All-Around Nanosheet FET. *IEEE Trans. Electron Devices* 2020, 67, 4493–4499. [CrossRef]
- Yoo, S.; Kim, S. Leakage Optimization of the Buried Oxide Substrate of Nanosheet Field-Effect Transistors. *IEEE Trans. Electron Devices* 2022, 69, 4109–4114. [CrossRef]
- 34. Ryu, D.; Kim, M.; Kim, S.; Choi, Y.; Yu, J.; Lee, J.H.; Park, B.G. Design and Optimization of Triple-k Spacer Structure in Two-Stack Nanosheet FET From OFF-State Leakage Perspective. *IEEE Trans. Electron Devices* **2020**, *67*, 1317–1322. [CrossRef]
- 35. Kang, M.J.; Kim, M.S.; Jang, S.H.; Fobelets, K. Internal Thermoelectric Cooling in Nanosheet Gate-All-Around FETs Using Schottky Drain Contacts. *IEEE Trans. Electron Devices* **2021**, *68*, 4156–4160. [CrossRef]
- Chalia, G.; Hegde, R.S. Study of Self-Heating Effects in Silicon Nano-Sheet Transistors. In Proceedings of the 2018 IEEE International Conference on Electron Devices and Solid State Circuits (EDSSC), Shenzhen, China, 6–8 June 2018; pp. 1–2. [CrossRef]
- 37. Sun, Y.; Li, X.; Liu, Z.; Liu, Y.; Li, X.; Shi, Y. Vertically Stacked Nanosheets Tree-Type Reconfigurable Transistor With Improved ON-Current. *IEEE Trans. Electron Devices* 2022, *69*, 370–374. [CrossRef]

**Disclaimer/Publisher's Note:** The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of MDPI and/or the editor(s). MDPI and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content.