Low-Cost Shadow Mask Fabrication for Nanoelectronics
Abstract
:1. Introduction
2. Materials and Methods
3. Results
3.1. Fabrication of Electrodes by Metal Deposition through the Masks
3.2. Example of Devices Fabricated with the Shadow Masks
3.3. Examples of Shadow Masks with More Complex Patterns
4. Discussion and Conclusions
Supplementary Materials
Author Contributions
Funding
Data Availability Statement
Acknowledgments
Conflicts of Interest
References
- Pugachev, M.V.; Duleba, A.I.; Galiullin, A.A.; Kuntsevich, A.Y. Micromask Lithography for Cheap and Fast 2D Materials Microstructures Fabrication. Micromachines 2021, 12, 850. [Google Scholar] [CrossRef] [PubMed]
- Khan, M.S.; Lachmayer, R.; Roth, B. Maskless Lithography for Versatile and Low Cost Fabrication of Polymer Based Micro Optical Structures. OSA Contin. 2020, 3, 2808. [Google Scholar] [CrossRef]
- Zhou, Y.X.; Johnson, A.T.; Hone, J.; Smith, W.F. Simple Fabrication of Molecular Circuits by Shadow Mask Evaporation. Nano Lett. 2003, 3, 1371–1374. [Google Scholar] [CrossRef]
- Tien, D.H.; Park, J.-Y.; Kim, K.B.; Lee, N.; Seo, Y. Characterization of Graphene-Based FET Fabricated Using a Shadow Mask. Sci. Rep. 2016, 6, 25050. [Google Scholar] [CrossRef]
- Bao, W.; Liu, G.; Zhao, Z.; Zhang, H.; Yan, D.; Deshpande, A.; LeRoy, B.; Lau, C.N. Lithography-Free Fabrication of High Quality Substrate-Supported and Freestanding Graphene Devices. Nano Res. 2010, 3, 98–102. [Google Scholar] [CrossRef]
- Yun, H.; Kim, S.; Kim, H.; Lee, J.; McAllister, K.; Kim, J.; Pyo, S.; Sung Kim, J.; Campbell, E.E.B.; Hyoung Lee, W.; et al. Stencil Nano Lithography Based on a Nanoscale Polymer Shadow Mask: Towards Organic Nanoelectronics. Sci. Rep. 2015, 5, 10220. [Google Scholar] [CrossRef]
- Liang, J.; Xu, K.; Toncini, B.; Bersch, B.; Jariwala, B.; Lin, Y.; Robinson, J.; Fullerton-Shirey, S.K. Impact of Post-Lithography Polymer Residue on the Electrical Characteristics of MoS2 and WSe2 Field Effect Transistors. Adv. Mater. Interfaces 2019, 6, 1801321. [Google Scholar] [CrossRef]
- Shen, X.; Wang, H.; Yu, T. How Do the Electron Beam Writing and Metal Deposition Affect the Properties of Graphene during Device Fabrication? Nanoscale 2013, 5, 3352. [Google Scholar] [CrossRef]
- Katagiri, Y.; Nakamura, T.; Ishii, A.; Ohata, C.; Hasegawa, M.; Katsumoto, S.; Cusati, T.; Fortunelli, A.; Iannaccone, G.; Fiori, G.; et al. Gate-Tunable Atomically Thin Lateral MoS2 Schottky Junction Patterned by Electron Beam. Nano Lett. 2016, 16, 3788–3794. [Google Scholar] [CrossRef]
- Cao, Y.; Mishchenko, A.; Yu, G.L.; Khestanova, E.; Rooney, A.P.; Prestat, E.; Kretinin, A.V.; Blake, P.; Shalom, M.B.; Woods, C.; et al. Quality Heterostructures from Two-Dimensional Crystals Unstable in Air by Their Assembly in Inert Atmosphere. Nano Lett. 2015, 15, 4914–4921. [Google Scholar] [CrossRef]
- Castellanos-Gomez, A.; Vicarelli, L.; Prada, E.; Island, J.O.; Narasimha-Acharya, K.L.; Blanter, S.I.; Groenendijk, D.J.; Buscema, M.; Steele, G.A.; Alvarez, J.V.; et al. Isolation and Characterization of Few-Layer Black Phosphorus. 2D Mater. 2014, 1, 025001. [Google Scholar] [CrossRef]
- Aljada, M.; Mutkins, K.; Vamvounis, G.; Burn, P.; Meredith, P. High Quality Shadow Masks for Top Contact Organic Field Effect Transistors Using Deep Reactive Ion Etching. J. Micromech. Microeng. 2010, 20, 075037. [Google Scholar] [CrossRef]
- Zhang, H.; Guo, X.; Niu, W.; Xu, H.; Wu, Q.; Liao, F.; Chen, J.; Tang, H.; Liu, H.; Xu, Z.; et al. Multilayer Si Shadow Mask Processing of Wafer-Scale MoS2 Devices. 2D Mater. 2020, 7, 025019. [Google Scholar] [CrossRef]
- Tomczyk, M.; Kubik, P.; Waliszewski, W. Optimization of the Ablative Laser Cutting of Shadow Mask for Organic FET Electrode Fabrication. Electronics 2020, 9, 2184. [Google Scholar] [CrossRef]
- Elhami Nik, F.; Matthiesen, I.; Herland, A.; Winkler, T. Low-Cost PVD Shadow Masks with Submillimeter Resolution from Laser-Cut Paper. Micromachines 2020, 11, 676. [Google Scholar] [CrossRef] [PubMed]
- Staley, N.; Wang, H.; Puls, C.; Forster, J.; Jackson, T.N.; McCarthy, K.; Clouser, B.; Liu, Y. Lithography-Free Fabrication of Graphene Devices. Appl. Phys. Lett. 2007, 90, 143518. [Google Scholar] [CrossRef]
- Castellanos-Gomez, A.; Smit, R.H.M.; Agraït, N.; Rubio-Bollinger, G. Spatially Resolved Electronic Inhomogeneities of Graphene Due to Subsurface Charges. Carbon 2012, 50, 932–938. [Google Scholar] [CrossRef]
- Castellanos-Gomez, A.; Buscema, M.; Molenaar, R.; Singh, V.; Janssen, L.; van der Zant, H.S.J.; Steele, G.A. Deterministic Transfer of Two-Dimensional Materials by All-Dry Viscoelastic Stamping. 2d Mater. 2014, 1, 011002. [Google Scholar] [CrossRef]
- Yang, R.; Zheng, X.; Wang, Z.; Miller, C.J.; Feng, P.X.-L. Multilayer MoS2 Transistors Enabled by a Facile Dry-Transfer Technique and Thermal Annealing. J. Vac. Sci. Technol. B Nanotechnol. Microelectron. Mater. Process. Meas. Phenom. 2014, 32, 61203. [Google Scholar]
- Frisenda, R.; Navarro-Moratalla, E.; Gant, P.; De Lara, D.P.; Jarillo-Herrero, P.; Gorbachev, R.V.; Castellanos-Gomez, A. Recent Progress in the Assembly of Nanodevices and van Der Waals Heterostructures by Deterministic Placement of 2D Materials. Chem. Soc. Rev. 2018, 47, 53–68. [Google Scholar] [CrossRef]
- Radisavljevic, B.; Radenovic, A.; Brivio, J.; Giacometti, V.; Kis, A. Single-Layer MoS2 Transistors. Nat. Nanotechnol. 2011, 6, 147–150. [Google Scholar] [CrossRef]
- Puebla, S.; Pucher, T.; Rouco, V.; Sanchez-Santolino, G.; Xie, Y.; Zamora, V.; Cuellar, F.A.; Mompean, F.J.; Leon, C.; Island, J.O.; et al. Combining Freestanding Ferroelectric Perovskite Oxides with Two-Dimensional Semiconductors for High Performance Transistors. Nano Lett. 2022, 22, 7457–7466. [Google Scholar] [CrossRef] [PubMed]
- Xie, Y.; Çakıroğlu, O.; Hu, W.; He, K.; Puebla, S.; Pucher, T.; Zhao, Q.; Ma, X.; Munuera, C.; Castellanos-Gomez, A. Laser Trimming for Lithography-Free Fabrications of MoS2 Devices. Nano Res. 2023, 16, 5042–5046. [Google Scholar] [CrossRef]
- Qiu, H.; Pan, L.; Yao, Z.; Li, J.; Shi, Y.; Wang, X. Electrical Characterization of Back-Gated Bi-Layer MoS2 Field-Effect Transistors and the Effect of Ambient on Their Performances. Appl. Phys. Lett. 2012, 100, 123104. [Google Scholar] [CrossRef]
- Late, D.J.; Liu, B.; Matte, H.S.S.R.; Dravid, V.P.; Rao, C.N.R. Hysteresis in Single-Layer MoS2 Field Effect Transistors. ACS Nano 2012, 6, 5635–5641. [Google Scholar] [CrossRef] [PubMed]
- Ghatak, S.; Pal, A.N.; Ghosh, A. Nature of Electronic States in Atomically Thin MoS2 Field-Effect Transistors. ACS Nano 2011, 5, 7707–7712. [Google Scholar] [CrossRef]
- Li, T.; Du, G.; Zhang, B.; Zeng, Z. Scaling Behavior of Hysteresis in Multilayer MoS2 Field Effect Transistors. Appl. Phys. Lett. 2014, 105, 093107. [Google Scholar] [CrossRef]
- Yoon, Y.; Ganapathi, K.; Salahuddin, S. How Good Can Monolayer MoS2 Transistors Be? Nano Lett. 2011, 11, 3768–3773. [Google Scholar] [CrossRef]
- Nourbakhsh, A.; Zubair, A.; Dresselhaus, M.S.; Palacios, T. Transport Properties of a MoS2/WSe2 Heterojunction Transistor and Its Potential for Application. Nano Lett. 2016, 16, 1359–1366. [Google Scholar] [CrossRef]
- Balaji, Y.; Smets, Q.; Śzabo, Á.; Mascaro, M.; Lin, D.; Asselberghs, I.; Radu, I.; Luisier, M.; Groeseneken, G. MoS2/MoTe2 Heterostructure Tunnel FETs Using Gated Schottky Contacts. Adv. Funct. Mater. 2020, 30, 1905970. [Google Scholar] [CrossRef]
- Castellanos-Gomez, A. Good Practices for Scientific Article Writing with ChatGPT and Other Artificial Intelligence Language Models. Nanomanufacturing 2023, 3, 135–138. [Google Scholar] [CrossRef]
Disclaimer/Publisher’s Note: The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of MDPI and/or the editor(s). MDPI and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content. |
© 2023 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (https://creativecommons.org/licenses/by/4.0/).
Share and Cite
Pucher, T.; Bastante, P.; Sánchez Viso, E.; Castellanos-Gomez, A. Low-Cost Shadow Mask Fabrication for Nanoelectronics. Nanomanufacturing 2023, 3, 347-355. https://doi.org/10.3390/nanomanufacturing3030022
Pucher T, Bastante P, Sánchez Viso E, Castellanos-Gomez A. Low-Cost Shadow Mask Fabrication for Nanoelectronics. Nanomanufacturing. 2023; 3(3):347-355. https://doi.org/10.3390/nanomanufacturing3030022
Chicago/Turabian StylePucher, Thomas, Pablo Bastante, Estrella Sánchez Viso, and Andres Castellanos-Gomez. 2023. "Low-Cost Shadow Mask Fabrication for Nanoelectronics" Nanomanufacturing 3, no. 3: 347-355. https://doi.org/10.3390/nanomanufacturing3030022