



Article A Study on the Frequency-Domain Black-Box Modeling Method for the Nonlinear Behavioral Level Conduction Immunity of Integrated Circuits Based on X-Parameter Theory

Xi Chen *, Shuguo Xie 🔍, Mengyuan Wei and Yan Yang

Abstract: During circuit conduction immunity simulation assessments, the existing black-box modeling methods for chips generally involve the use of time-domain-based modeling methods or ICIM-CI binary decision models, which can provide approximate immunity assessments but require a high number of tests to be performed when carrying out broadband immunity assessments, as well as having a long modeling time and demonstrating poor reproducibility and insufficient accuracy in capturing the complex electromagnetic response in the frequency domain. To address these issues, in this paper, we propose a novel frequency-domain broadband model (Sensi-Freq-Model) of IC conduction susceptibility that accurately quantifies the conduction immunity of components in the frequency domain and builds a model of the IC based on the quantized data. The method provides high fitting accuracy in the frequency domain, which significantly improves the accuracy of circuit broadband design. The generated model retains as much information within the frequency-domain broadband as possible and reduces the need to rebuild the model under changing electromagnetic environments, thereby enhancing the portability and repeatability of the model. The ability to reduce the modeling time of the chip greatly improves modeling efficiency and circuit design. The results of this study show that the "Sensi-Freq-Model" reduces the broadband modeling time by about 90% compared to the traditional ICIM-CI method and improves the normalized mean square error (NMSE) by 18.5 dB.

Keywords: integrated circuit (IC); models of integrated circuits for RF immunity behavioral simulation-conducted immunity modeling (ICIM-CI); immunity modeling; electromagnetic compatibility (EMC) modeling; direct power injection (DPI); X-parameters

1. Introduction

The immunity of integrated circuits is related to the electromagnetic safety of electronic devices (Figure 1) [1]. Researchers J. Loeckx and G. Gielen [2] found that small circuit topology changes can increase the immunity of integrated circuits by several orders of magnitude during DPI testing [3]. In light of this finding, being able to predict whether a device will pass sensitivity testing before it is manufactured is of great importance in terms of cost reduction [4,5]. However, chip manufacturers in general do not provide immunity models for their chips; as such, circuit designers must obtain a model of the chip's behavior by utilizing specific testing methods. This behavioral model is called the "black-box model", and involves extraction without knowing the internal physical details of the chips; instead, through the mapping of input and output signals, an abstract mathematical expression is obtained to describe the relationship between the recorded input signal x(t) and the output signal y(t). When the black-box model should effectively be as close as possible to the actual response of the DUT. The use of behavioral models protects the intellectual property (IP) rights of the device manufacturer and reduces the difficulty involved in modeling [6]. The



Citation: Chen, X.; Xie, S.; Wei, M.; Yang, Y. A Study on the Frequency-Domain Black-Box Modeling Method for the Nonlinear Behavioral Level Conduction Immunity of Integrated Circuits Based on X-Parameter Theory. *Micromachines* 2024, *15*, 658. https://doi.org/10.3390/mi15050658

Academic Editors: Zeheng Wang and Jing-Kai Huang

Received: 1 April 2024 Revised: 14 May 2024 Accepted: 15 May 2024 Published: 17 May 2024



Copyright: © 2024 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (https:// creativecommons.org/licenses/by/ 4.0/).

School of Electronic and Information Engineering, Beihang University, Beijing 100191, China * Correspondence: chenxi@buaa.edu.cn

authors of articles [7] and [8] used artificial neural networks (ANNs), Volterra levels [9], time-domain behavioral models such as envelope domain models [10], nonlinear impulse response models [11], and two-path memory models [12] in their studies, and constructed time-domain-sensitive behavioral models of devices to describe the output behavioral effects of the devices. However, time-domain models usually require a large number of tests to be conducted and for characterizations in the time domain to be made in order to generate a model that is accurate over a specific frequency range [13]. In the aforementioned techniques, the models can only be used to focus on IC faults (detection efficiency, jitter, etc.) in the time domain, and it is difficult to analyze mismatches between ports and high harmonics, which in turn prevents them from meeting the needs of broadband EMC applications. Moreover, one model only supports the simulation of a single frequency point under a single interference, and a large number of simulation models need to be established if the simulation is performed in the broadband frequency range. Therefore, frequency-domain models are more suitable for simulating distributed components over a bandwidth. In recent years, the ICIM-CI [14] model has been shown to predict chip immunity. The ICIM-CI [15] model is able to approximate and replace accurate chip or circuit simulations by using a look-up table and power distribution network (PDN)-based approach and enables the use of the model in the frequency domain [16].



Figure 1. External interference causes sensitization of the chip on the board.

However, the model still needs to depend on time-domain measurements when obtaining the IB (input behavior) netlist, which leads to the need for a large number of tests in broadband multi-frequency applications as well as redundant designs, which makes the process cumbersome and time-consuming. This then leads to a lack of model adaptability and the need to rebuild the model frequently when the criterion is changed, which in turn increases the amount of work required and overall time consumption. In addition, the ICIM-CI model has limitations in handling the nonlinear characteristics of the chip when it is under interference, and linear assumptions often need to be made [17], which leads to discrepancies between the model and the actual measurement results. In addition, since the model is based on the go-no-go decision criterion, it is not capable of parametric simulation, which limits its ability to accurately predict and meticulously analyze the performance of integrated circuits in complex electromagnetic environments and also obstructs circuit designers from integrating the chip into the cascade simulation of the whole circuit board. Due to this issue, the model is unable to comprehensively assess the electromagnetic characteristics of the circuit, resulting in a negative impact on overall design efficiency. Therefore, although the ICIM-CI model provides a framework for frequency-domain analysis, its limitations in terms of efficiency and nonlinear characteristic handling [18], as well as its inability to support overall quantitative simulation at the board level, are important challenges that need to be overcome.

In this study, we present the "Sensi-Freq-Model", a novel immunity black-box model for the rapid frequency-domain characterization of chips based on X-parameter theory, which aims to address the limitations of existing models. The model is accurate in characterizing the output characteristics of chips in both time and frequency domains and supports the parametric simulation of chips in circuits. The main advantage of the model is that it can adapt to changes in the sensitivity criteria so that circuit designers can quickly adapt to changes in design specifications or complex electromagnetic environments without having to dedicate long periods of time to reconstructing the model, which greatly improves the model's versatility and modeling efficiency. This flexibility and efficiency are especially important for modern circuit design, in particular in the pursuit of high-precision and fast iterative engineering.

The present paper is organized as follows: Section 2 describes the structure and theoretical basis of the model. Section 3 illustrates the extraction process and simulation results through two simulation examples. Lastly, in Section 4, we verify the modeling results and analyze them through the use of a test modeling example.

2. Sensi-Freq-Model Structure

In general, chips exhibit nonlinearity when sensitized by conducted interference [19], and this nonlinear effect is the main cause of EMC failures on chips. This is why the assumption of linearity often leads to biased final predictions [20,21]. When a small signal is injected, at this moment, the system exhibits linear characteristics and the harmonic frequencies at the output are negligible. The behavior of the chip can be sufficiently characterized using the scattering parameters in this case; however, with an increasing number of injected signals, the system will exhibit nonlinearity, and the range available for the scattering parameter will continue to decrease. The harmonic response cannot be ignored (Figure 2), at which point the output signal will produce multi-harmonic spectral mapping on the chip. Therefore, based on the characteristics of the chip-conducted interference response, the Sensi-Freq-Model modeling theory is proposed in combination with the X-parameter theory [22,23].




Figure 2. Schematic diagram of multi-harmonic spectrum mapping for a two-port network. Blue color represents inputs and outputs of port 1; red color represents inputs and outputs of port 2.

We introduce a set of multivariate complex functions $F_{pk}(.)$ into the frequency domain that relate all relevant input spectral components A_{qn} to the output spectral components B_{pk} (where q and p range from 1 to the number of signal ports and m and n range from zero to the highest harmonic index). The mathematical expression is as follows:

$$B_{pk} = F_{pk}(A_{11}, A_{12}, \dots, A_{1n}, A_{21}, A_{22}, \dots, A_{2n}, \dots, A_{q1}, A_{q2}, \dots, A_{qn})$$
(1)

where A_{11} denotes the input interference fundamental frequency.

While the chip is under the interference condition, it usually comprises a large-signal interference input component A_{11} , a DC excitation component, a regular drive signal input component, and other input components (harmonic frequency components). At this

time, the relatively small regular drive signal input component satisfies the superposition principle, and all of the large-signal excitation and large-signal response in the excitation can be expressed by Equation (2):

$$LSOP = \begin{cases} DCS^{(LOSP)} = \{DCS_q\} \\ RFS^{(LOSP)} = A_{11} \\ DCR_p^{(LOSP)} = X_p^{(FDCR)}(\{DCS_q\}, |A_{11}|) \\ B_{p,k}^{(LOSP)} = X_{p,k}^{(F)}(\{DCS_q\}, |A_{11}|)P^k \end{cases}$$
(2)

where $DCS^{(LSOP)}$ denotes the DC excitation present in the chip related to the large-signal DC bias excitation DCS_q at port q.

 $RFS^{(LSOP)}$ denotes the RF interference excitation present in the chip equal to the large-signal interference input component A_{11} .

 $DCR_p^{(LSOP)}$ denotes the DC response at the large-signal operating point of port *p* related to the large-signal DC bias excitation DCS_q at port *q*, and the large-signal interference input component A_{11} , with the parameter $X_p^{(FDCR)}$ used to denote the X-parameter element of the excitation portion of the DC bias voltage.

 $B_{p,k}^{(LSOP)}$ denotes the system response at the large-signal operating point related to the large-signal DC bias excitation DCS_q at port q and the large-signal interference input component A_{11} , with the parameter $X_{p,k}^{(F)}$ used to denote the X-parameter element of the large-signal operating point's influence [24].

Therefore, combining the effects of the large-signal nonlinear mapping and the linear non-analytic mapping that describe the co- and cross-frequency disturbances caused by the small-signal incidence, the scattering wave at the response port can then be described by Equation (3):

$$B_{pk} \cong X_{pk}^{F}(refLOSP_{in})P^{k} + \sum_{\substack{l = K \\ q = 1 \\ l = 1 \\ (q,l) \neq (1,1)}} X_{pk,ql}^{S}(refLOSP_{in})P^{k-l}A_{ql}$$

$$+ \sum_{\substack{q = N \\ l = K \\ q = 1 \\ l = 1 \\ (q,l) \neq (1,1)}} X_{pk,ql}^{T}(refLOSP_{in})P^{k+l}A_{ql}^{*}$$
(3)

where $P = e^{j\varphi(A_{11})}$ is a unit-length phase quantity with the same phase as $A_{11}.X_{pk}^F, X_{pk,ql}^S$, and $X_{pk,ql}^S$ represent frequency-domain X-parameter elements that describe co-frequency disturbances caused by a small signal incident on the port of the device during testing. $X_{pk,ql}^T$ represents a frequency-domain X-parameter element that describes the cross-frequency disturbances caused by a small signal incident on the port of the device during testing. LSOPin represents the excitation portion of the LSOP, and refLSOPS represents the corresponding reference excitation.

The A-wave of incidence and the B-wave of scattering have two sets of indexes: p and q refer to the port number of the chip, while k and l refer to the number of harmonics.

3. Results

3.1. Immunity Modeling Based on Simulated Circuits

In this section, a method for extracting immunity models using chip-simulated circuits is presented and the accuracy of the Sensi-Freq-Model is verified. An analog circuit model of an operational amplifier built based on white-box theory is used. The circuit structure and specific parameters are shown in Figure 3. This white-box model was built to extract the Sensi-Freq-Model and verify the difference between its output in the simulation software and the white-box model. The op-amp is a forward amplifier circuit, and the parameters set for normal operation are Vin⁺: f = 10 kHz, V = 100 mV sine wave signal, and the DC bias voltage set to $V^+ = +15$ V and $V^- = -10$ V. When the chip is in normal operation, the output of the circuit is as seen in Figure 4. Based on the DPI test method of IEC62132-4 [3], interference signals of different frequencies and powers are applied to the op-amp's input ports and power supply ports. The interference signals are selected for continuous waveforms according to Section 5 of IEC 62132-4. Here, the interference noise signal is simulated using the signal source module (power source-N Frequencies and Power Levels) in the ADS (advanced design system). The output of the op-amp is shown in Figures 4–7. Interference signals of different levels, when observing the output response sensitivity characteristics of the monitoring port, can be mainly divided into four phenomena (Table 1), which can be used to describe the faults as four types of situations according to the IC performance level specified in IEC62132-1 [25]. The specific description is shown in Table 1, and its output waveform schematic is shown in Figures 4-7.




Figure 3. The constructed op-amp white-box model is used to extract the Sensi-Freq-Model and verify its accuracy. Component labeling in blue, component parameters in black.




Figure 4. Performance without interference.




Figure 5. Slight jitter in the output waveform when subjected to -25 dBm interference, not exceeding the tolerance requirements.




Figure 6. Jittery output waveforms exceeding tolerance requirements when subjected to 0 dBm interference.




Figure 7. Severe jitter in the output waveform exceeding the tolerance requirement when subjected to 10 dBm interference.

Case	Criteria	IC Performance Level	Description	
Figure 4	_	Class A _{IC}	Normal outputAll monitored functions of the IC perform within the defined tolerances during and after exposure to disturbance.The output waveform experiences distortion or jitter. The IC does not perform within the defined tolerances during exposure and does not return to normal operation. It returns to normal operation via manual intervention.	
Figure 5		Class A _{IC}		
Figure 6	$\Delta \text{Vout}_{p-p} \leq 13.2 \text{ mV}$	Class C _{IC}		
Figure 7		Class C _{IC}	The output waveform experiences serious distortion or jitter. The IC does not perform within the defined tolerances during exposure and does not return to normal operation by itself. It returns to normal operation via manual intervention.	

Table 1. Output type and description of the operational amplifier after interference.

Through the use of simulation, the Sensi-Freq-Model is extracted, a simulation model is built, the accuracy of the model is tested and it is verified as to whether the model can accurately reflect the output response of the chip under different disturbed situations to compare the built Sensi-Freq-Model with the traditional ICIM-CI model in the frequency-domain immunity prediction curves.

3.1.1. Model Extraction

During normal operation of the chip, the interference injection signal is injected from V– and Vin+ (Figures 8 and 9) separately, and the power of the interference signal is in the range from -40 dBm to 20 dBm. Each parameter in Equation (2) is solved according to the proposed method outlined in Section 2 to complete the operational amplifier immunity model.




Figure 8. Extraction of injection immunity models for the power terminal of V–. *DC* Bias is a *DC* source; R_1 and R_2 are resistors; C_1 is the capacitor; L_1 is the inductor; Load is the matching load; RFI is a source of radio frequency interference; *VDC* is the *DC* voltage source for the amplifier.




Figure 9. Extraction of the injected immunity model for the input terminal of Vin+. *DC* Bias is a *DC* source; R_1 and R_2 are resistors; Load is the matching load; Vin and RFI are the amplifier's function signal and interference signal injection source; *VDC* is the *DC* voltage source for the amplifier.

3.1.2. Model Verification

The accuracy of the extracted immunity model is examined by first verifying whether the model can output an accurate time-domain response waveform at a single frequency. As an example, the frequency of interference injection to the input is set at 100 kHz to verify the accuracy of the model. It can be seen that the model is able to accurately simulate the response waveforms of the device under various disturbed/unperturbed states, such as normal operation (Figure 10), distorted output waveform (Figure 11), distorted and jittered output waveform (Figure 12), and severely distorted output signal (Figure 13). These results show that the model is able to accurately predict the disturbed behavior and provide quantitative waveforms.




Figure 10. Comparison of simulation model output and actual output results during normal operation of the chip.




Figure 11. Comparison of simulation model output and actual output when slight jitter occurs at the chip output (interference injection -25 dBm).




Figure 12. Comparison of simulation model output and actual output results when severe jitter occurs at the chip output (when interference is injected at 0 dBm).




Figure 13. Comparison of simulation model output and actual output results when the chip output is severely disturbed (interference injection at 10 dBm).

3.1.3. Discussion

As can be seen from the results displayed in the above section, the Sensi-Freq-Model can directly output the response waveform of the chip after being perturbed; therefore, it is only necessary to build broadband immunity prediction curves for different immunization standards after one test. Compared to the traditional ICIM-CI model, which needs to determine the immunity criteria before establishing the immunity prediction curves, the Sensi-Freq-Model does not need to be re-modeled due to the change in the test criteria, which will result in significant savings in overall modeling time. In this section, the immunity criterion is set to the condition that the allowable change in peak-to-peak output voltage $\Delta Vout_{p-p}$ is $\leq 5\%$ for comparison purposes, and Figure 14 shows the comparison of the results of using the method proposed in this paper and the traditional ICIM-CI modeling method with white-box simulation when interference is injected from the power supply side through the V- port. It can be seen that, under this immunity criterion, both modeling methods predict the sensitivity better because the chip has higher linearity.




Figure 14. Comparison of the sensitivity prediction of the two modeling methods with the actual white-box output results (at the power supply side's V– with the immunity criterion at Δ Vout_{p-p} \leq 5%).

When injecting interference to Vin+ and setting $\Delta Vout_{p-p} \leq 5\%$, it can be seen that the prediction accuracy of the ICIM-CI model deteriorates when the system has a nonlinear response due to interference; in contrast, the Sensi-Freq-Model's prediction accuracy is still relatively satisfactory (Figure 15).




Figure 15. Comparison of the sensitivity prediction of the two modeling methods with the actual output results (at the Vin+ port with the immunity criterion at Δ Vout_{p-p} \leq 5%).

Changing the immunization criterion to output voltage peak-to-peak $\Delta Vout_{p-p} \leq 10\%$, the ICIM-CI requires that the model be rebuilt; however, the Sensi-Freq-Model can provide the immunity curve directly based on the output waveforms, and it can also be seen that the prediction accuracy of ICIM-CI is still lower than the prediction accuracy of the Sensi-Freq-Model (Figure 16).

It can be seen that the Sensi-Freq-Model can provide a very accurate output response in both time and frequency domains. Compared to ICIM-CI, even when the immunity criterion is changed, the model can still accurately predict the sensitivity phenomena of the device under examination without the need for re-measurement and modeling, which will greatly reduce the time required for modeling and testing.

3.2. Immunity Modeling Based on Measurements

In this section, we will verify the accuracy of the methodology by obtaining a Sensi-Freq-Model immunity model of the device using actual instrumentation and performing immunity simulations using the model. An operational amplifier, which is more susceptible to sensitization, was chosen for testing and modeling. The amplifier was used in a voltage follower configuration [26], in which interference to the input differential pair may cause the amplifier output to be offset, making the amplifier inoperable [27]. In addition, of all the possible interference signals, those overlaid on the op-amp input pins are the most difficult to prevent [28]. The op-amp is powered by a ± 2.5 V supply voltage, with the V+ pin set to 0 VDC. Interference signals are injected through a bias tee on this pin.




Figure 16. Comparison of the sensitivity prediction of the two modeling methods with the actual white-box output results (at the Vin+ port with the immunity criterion at Δ Vout_{p-p} \leq 10%).

Using a test instrument to extract the Sensi-Freq-Model parameters of the chip when it encounters a sensitive injection, the achieved immunity model of the chip is then loaded in the simulation software, and the generated model simulation results are compared with the output generated using the DPI test.

3.2.1. Model Extraction

The Sensi-Freq-Model of the chip can be extracted using a nonlinear vector network analyzer (NVNA), signal source (optional), DC source, external phase reference generator, and appropriate instrument control and processing software [29]. The NVNA provides the RF interference environment to which the chip is exposed. The DC source provides the chip's basic operating environment, and an external phase reference generator is used to provide a standard phase reference to ensure phase consistency. The setup configuration is shown in Figure 17.





Figure 17. Model extraction test setup. (a) Test setup schematic; (b) Actual test set-up.

Using the test setup described above, the parameters of Equation (3) can be solved and expressed as a matrix, enabling the chip's Sensi-Freq-Model to finally be generated. The model parameters of this operational amplifier are extracted from the 10–100 MHz band under RF interference from -10 dBm to 10 dBm. We loaded the Sensi-Freq-Model in the simulation software and performed a two-port harmonic balance simulation to simulate the behavior of the op-amp when exposed to interference.

3.2.2. Model Verification

The results obtained from the DPI measurements were compared with the equivalent model obtained to verify the accuracy of the model, and the DPI test configuration is shown in Figure 18.





By using an RF generator, RF amplifiers, directional coupler, bias-tees, RF power meters, oscilloscopes, and other equipment, the interference waveforms specified in IEC62132-1 are applied to the chip, and the output waveforms of the chip are recorded. DPI measurements are performed by injecting an interference signal into the DUT (on the V+ pin or input) via a bias tee, with the operational amplifier used as a follower circuit and powered by a supply voltage of ± 3 V. The V+ pin is set to 0 VDC.

Substituting the test results into Equation (3), the response values of the Sensi-Freqmodel of the chip at different power levels are obtained. The accuracy of the modeling method is verified by comparing the actual DPI test results of the board. Similarly, the comparison of the measured and simulated results of the frequency- and time-domain measurements at 50 MHz after inputting interference signals with different powers (Figures 19–22) shows that the jitter of the chip's output response increases as the input power is increased. When the input power is 10 dBM, the output signal is severely distorted, and the chip cannot work properly. It can be seen that the Sensi-Freq-Model can provide accurate output waveforms after disturbance, regardless of whether this disturbance is in the form of a small jitter or severe distortion.




Figure 19. Injection of -5 dBm interference.




Figure 20. Injection of 0 dBm interference.




Figure 21. Injection of 5 dBm interference.




Figure 22. Injection of 10 dBm interference.

Figure 23 shows the comparison between the curves of the sensitivity level using the Sensi-Freq-Model method and the conventional ICIM-CI with the measured results when the condition of the immunity criterion $\Delta \text{Vout}_{p-p} \leq 30 \text{ mV}$ is introduced. It can be seen that the op-amps increase their immunity to disturbances as the disturbance frequency increases, and this trend can be predicted using both modeling methods; it is obvious, however, that using the method proposed in this paper (Sensi-Freq-Model) is more accurate than the traditional ICIM-CI modeling method in terms of prediction accuracy.




Figure 23. Comparative comparison of immunity prediction and DPI measurements for the two modeling approaches.

3.2.3. Discussion

Table 2 comprehensively demonstrates the comparison of the two modeling methods in the time and frequency domains in terms of modeling accuracy, modeling time, and whether cascade quantization simulation can be carried out. It can be seen that the Sensi-Freq-Model has obvious advantages in terms of modeling accuracy, modeling time, and support for quantization output and cascade simulation. Compared with ICIM-CI, using the method outlined in this paper (Sensi-Freq-Model) not only improves the modeling accuracy in the frequency domain by around 18.5 dB but also has significant advantages in terms of being able to output quantized waveforms at a single point and support cascade simulation, as well as improving the overall modeling time.

Signal Type	Modeling Method	NMSE (dB)	Modeling Time	Supports Cascade Quantization Simulation
Time domain	Sensi-Freq-Model	−30.92	21 s	Yes
	ICIM-CI	No wave	form output	No
Frequency domain	Sensi-Freq-Model	-31.3352	0.58 h	Yes
	ICIM-CI	-12.7982	8.3 h	No

Table 2. Comparison of the NMSE and modeling times of different models.

In contrast, the Sensi-Freq-Model method provides circuit designers with more flexibility in designing circuit boards by providing quantized waveform output from monitoring ports. Specifically, based on the specific waveforms output by the Sensi-Freq-Model, designers are able to not only work with different degrees of redundancy to meet diverse design needs but also adjust the immunity standard-setting guidelines for the chips on the board without having to rebuild the chip immunity model. In addition, designers can further optimize the board layout using the actual immunity waveform output data provided by the Sensi-Freq-Model. This form of layout adjustment based on real-world data is difficult to achieve in traditional behavioral-level black-box models of frequency-domain conduction immunity. With this approach, immunization problems in circuit design can be more accurately addressed and solved, improving the reliability and efficiency of the design.

4. Conclusions

In this study, we validate the proposed X-parameter-based IC frequency-domain conduction sensitivity modeling method, the Sensi-Freq-Model, by comparing simulation and real cases, and the results prove its effectiveness and accuracy in describing and predicting the conduction sensitivity of ICs. Compared with the traditional ICIM- CI modeling method, the Sensi-Freq-Model significantly reduces the time required for modeling and achieves a reduction of 18.5 dB in normalized mean square error (NMSE) in the frequency domain, which demonstrates its advantages in terms of efficiency and accuracy. In addition, the method provides quantifiable simulation results in the time domain, supporting the need for quantitative simulation of circuit board cascades and enhancing its application scope and utility. The Sensi-Freq-Model's modeling process relies on only unclassified information and quickly obtains highly accurate conduction immunity predictions from measurements alone over a wide range of frequencies, even in the absence of a full-impedance model of the integrated circuit and the surrounding PCB. Even in situations where a full impedance model of the IC and its surrounding PCB is not present, interference information can be accurately captured in the time-frequency domain over a wide range of frequencies, without being limited by the criteria for determining chip susceptibility. In light of the above, the Sensi-Freq-Model not only meets the needs of most IC terminal users to predict potential EMI in electronic devices but also provides an efficient and accurate modeling tool for circuit design and EMC analysis.

Author Contributions: Conceptualization, X.C. and S.X.; methodology, X.C. and S.X.; software, X.C.; validation, X.C. and M.W.; formal analysis, X.C.; investigation, X.C.; resources, S.X.; data curation, X.C.; writing—original draft preparation, X.C.; writing—review and editing, X.C.; visualization, Y.Y.; supervision, M.W.; project administration, S.X.; funding acquisition, S.X. All authors have read and agreed to the published version of the manuscript.

Funding: This research received no external funding.

Data Availability Statement: The original contributions presented in the study are included in the article.

Conflicts of Interest: The authors declare no conflict of interest.

References

- Masetti, G.; Graffi, S.; Golzio, D.; Kovács-V, Z.M. Failures Induced on Analog Integrated Circuits by Conveyed Electromagnetic Interferences: A Review. *Microelectron. Reliab.* 1996, 36, 955–972. [CrossRef]
- Loeckx, J.; Gielen, G. Assessment of the DPI Standard for Immunity Simulation of Integrated Circuits. In Proceedings of the 2007 IEEE International Symposium on Electromagnetic Compatibility, Honolulu, HI, USA, 9–13 July 2007.
- 3. *IEC 62132-4;* Integrated Circuits—Measurement of Electromagnetic Immunity—Part 4: Direct RF Power Injection Method. International Electrotechnical Commission: Geneva, Switzerland, 2006.
- 4. Sicard, E.; Jianfei, W.; Shen, R.J.; Li, E.-P.; Liu, E.-X.; Kim, J.; Cho, J.; Swaminathan, M. Recent Advances in Electromagnetic Compatibility of 3D-ICs—Part I. *IEEE Electromagn. Compat. Mag.* 2015, *4*, 79–89. [CrossRef]
- Sicard, E.; Jianfei, W.; Shen, R.; Li, E.-P.; Liu, E.-X.; Kim, J.; Cho, J.; Swaminathan, M. Recent Advances in Electromagnetic Compatibility of 3D-ICs—Part II. *IEEE Electromagn. Compat. Mag.* 2016, *5*, 65–74. [CrossRef]
- Gazda, C.; Ginste, D.V.; Rogier, H.; Couckuyt, I. An Immunity Modeling Technique to Predict the Influence of Continuous Wave and Amplitude Modulated Noise on Nonlinear Analog Circuits. In Proceedings of the 2013 International Symposium on Electromagnetic Compatibility, Brugge, Belgium, 2–6 September 2013.
- Chahine, I.; Kadi, M.; Gaboriaud, E.; Louis, A.; Mazari, B. Characterization and Modeling of the Susceptibility of Integrated Circuits to Conducted Electromagnetic Disturbances up to 1 GHz. *IEEE Trans. Electromagn. Compat.* 2008, 50, 285–293. [CrossRef]
- Čeperić, V.; Barić, A. Modelling of Electromagnetic Immunity of Integrated Circuits by Artificial Neural Networks. In Proceedings
 of the Electromagnetic Compatibility, 2009 20th International Zurich Symposium, Zurich, Switzerland, 12–16 January 2009.
- 9. Schroter, M.; Pehlke, D.R.; Lee, T.-Y. Compact Modeling of High-Frequency Distortion in Silicon Integrated Bipolar Transistors. *IEEE Trans. Electron Devices* 2000, 47, 1529–1535. [CrossRef]
- 10. Wang, H.; Bao, J.; Wu, Z. Multislice Behavioral Modeling Based on Envelope Domain for Power Amplifiers. *J. Syst. Eng. Electron.* **2009**, *20*, 274–277. [CrossRef]
- 11. Dghais, W.; Bellamine, F.H. Discrete Controlled Pre-Driver FIR Model for Hybrid IBIS Model AMS Simulation. In Proceedings of the 2016 IEEE 20th Workshop on Signal and Power Integrity (SPI), Turin, Italy, 8–11 May 2016.
- 12. Ngoya, E.; Quindroit, C.; Nebus, J.-M. On the Continuous-Time Model for Nonlinear-Memory Modeling of RF Power Amplifiers. *IEEE Trans. Microw. Theory Tech.* **2009**, *57*, 3278–3292. [CrossRef]
- 13. Lafon, F.; Ramdani, M.; Perdriau, R.; Drissi, M.; de Daran, F. An Industry-Compliant Immunity Modeling Technique for Integrated Circuits. In Proceedings of the International Symposium on Electromagnetic Compatibility (EMC 09), Kyoto, Japan, 11 October 2010.
- 14. *IEC 62433-4;* Integrated Circuit EMC IC Modeling Part 4: ICIM-CI, Integrated Circuit Immunity Model, Conducted Immunity. International Electrotechnical Commission Std.: Geneva, Switzerland, 2009.

- Boyer, A.; Sicard, E. A Case Study to Apprehend RF Susceptibility of Operational Amplifiers. In Proceedings of the 2019 12th International Workshop on the Electromagnetic Compatibility of Integrated Circuits (EMC Compo), Hangzhou, China, 21–23 October 2019.
- 16. Khan, Q.M.; Koohestani, M.; Levant, J.-L.; Ramdani, M.; Perdriau, R. Validation of IC Conducted Emission and Immunity Models Including Aging and Thermal Stress. *IEEE Trans. Electromagn. Compat.* **2023**, *65*, 780–793. [CrossRef]
- 17. Lafon, F.; de Daran, F.; Ramdani, M.; Perdriau, R.; Drissi, M. Immunity Modeling of Integrated Circuits: An Industrial Case. *IEICE Trans. Commun.* **2010**, *E93.B*, 1723–1730. [CrossRef]
- 18. Wang, Z.; Zhou, C.; Liu, T.; Zhao, S.; Liang, Z. Nonlinear Behavior Immunity Modeling of an LDO Voltage Regulator under Conducted EMI. *IEEE Trans. Electromagn. Compat.* 2016, 58, 1016–1024. [CrossRef]
- Magerl, M.; Stockreiter, C.; Baric, A. Analysis of Re-Radiated RF Harmonic Disturbance Caused by Integrated Circuit Input Pin Nonlinearity. In Proceedings of the 2019 International Symposium on Electromagnetic Compatibility—EMC EUROPE, Barcelona, Spain, 2–6 September 2019.
- 20. Duipmans, L.; Milosevic, D.; van der Wel, A.; Baltus, P. Distortion Contribution Analysis for Identifying EM Immunity Failures. *IEEE Trans. Circuits Syst. I Regul. Pap.* **2020**, *67*, 2767–2779. [CrossRef]
- 21. Redouté, J.; Steyaert, M. EMC of Analog Integrated Circuits; Springer: Dordrecht, The Netherlands, 2010; p. 243.
- 22. Verspecht, J.; Root, D.E.; Wood, J.; Cognata, A. Broad-Band, Multi-Harmonic Frequency Domain Behavioral Models from Automated Large-Signal Vectorial Network Measurements. In Proceedings of the IEEE MTT-S International Microwave Symposium Digest, Long Beach, CA, USA, 17 June 2005. [CrossRef]
- 23. Root, D.E.; Verspecht, J.; Sharrit, D.D.; Wood, J.N.; Cognata, A. Broad-Band Poly-Harmonic Distortion (PHD) Behavioral Models from Fast Automated Simulations and Large-Signal Vectorial Network Measurements. *IEEE Trans. Microw. Theory Tech.* 2005, 53, 3656–3664. [CrossRef]
- 24. Verspecht; Root, D.E. Polyharmonic Distortion Modeling. IEEE Microw. Mag. 2006, 7, 44–57. [CrossRef]
- 25. *IEC 62132-1;* Integrated Circuits, Measurement of Electromagnetic Immunity, 150 KHz–1 GHz: General Conditions and Definitions—Part 1. International Electrotechnical Commission Standard: Geneva, Switzerland, 2007.
- 26. Richelli, A. EMI Susceptibility Issue in Analog Front-End for Sensor Applications. J. Sens. 2016, 2016, 1082454. [CrossRef]
- 27. Poulton, A.S. Effect of Conducted EMI on the DC Performance of Operational Amplifiers. *Electron. Lett.* **1994**, *30*, 282–284. [CrossRef]
- Setti, G.; Speciale, N. Design of a Low EMI Susceptibility CMOS Transimpedance Operational Amplifier. *Microelectron. Reliab.* 1998, 38, 1143–1148. [CrossRef]
- 29. NVNA Help.General Hardware Configuration; Keysight Technologies: Santa Rosa, CA, USA, 2023; pp. 1–8.

Disclaimer/Publisher's Note: The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of MDPI and/or the editor(s). MDPI and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content.