

Microwave Frequency Doubler with Improved Stabilization of Output Power

Piotr Kwiatkowski, Michał Kniola *  and Zenon Szczepaniak * 

Faculty of Electronics, Military University of Technology, 00-908 Warsaw, Poland

* Correspondence: michal.kniola@wat.edu.pl (M.K.); zenon.szczepaniak@wat.edu.pl (Z.S.)

Abstract: The passive multipliers based on semiconductor diodes, most frequently a Schottky type, should be driven by a certain value of input power, where the conversion losses are optimal. This means that the variation in the input power level causes the change in the output power level. A solution to this issue is the integration of an output power amplifier, which in the state of saturation provides quasi-stabilization of the output power. Practically, this approach gives an unsatisfactory performance: weak stabilization or narrow input power range. This paper comprises a concept of an active frequency multiplier with the use of one FET transistor and a special adaptive bias circuit in order to obtain a very wide input power range when the output power is stable. The principle of the operation, design guidelines, and measurement results have been presented for an example circuit of the frequency doubler. The results show the possibility to obtain up to 10 dB input power range for a 1 dB change in output power level without the use of additional amplifiers.

Keywords: frequency doubler; multiplier; power stabilization; frequency synthesis; upconversion



Citation: Kwiatkowski, P.; Kniola, M.; Szczepaniak, Z. Microwave Frequency Doubler with Improved Stabilization of Output Power. *Sensors* **2023**, *23*, 3598. <https://doi.org/10.3390/s23073598>

Academic Editor: Davy P. Gaillot

Received: 16 February 2023

Revised: 10 March 2023

Accepted: 28 March 2023

Published: 30 March 2023



Copyright: © 2023 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (<https://creativecommons.org/licenses/by/4.0/>).

1. Introduction

In numerous signal synthesizer circuits, there is a need to create a signal that has a stable output power, especially within a given frequency band. The issue of power stabilization is most important, especially when the frequency upconversion of a signal with variable power level is concerned. In such a situation the output signal from a frequency mixer, i.e., the upper sideband is directly related to the power at IF (intermediate frequency) input of a mixer. This issue is also very important in the case where a synthesizer contains cascaded frequency multipliers. Frequency multipliers have increased sensibility of output power at a given harmonic when the input power varies. This is because the output signal is a nonlinear product of N-th order for one-tone input excitation [1]. Then, the output power vs. input power slope is equal to N when logarithmic notation is used. The additional issue is the temperature dependence of power gain in transistor amplifiers. All these things considered together portray the vital need to obtain stable power at the output of frequency conversion circuit in case of variable input power.

In general, there are two methods to fulfil this requirement. The first one is the use of a special limiting circuit called a power leveler, which is a kind of power limiter driven into output power saturation range. Depending on the circuit-level solution chosen (passive—diodes, active—transistors) the output power slope may be equal from a fraction of dB to 1–2 dB for a 3 dB input power change [2–11]. Such a circuit may be used at the end of a signal synthesis cascade.

The other method is the stabilization of output power variations for every frequency multiplier used in the cascade or circuit. The most common method, implemented in microwave circuits of known microwave components producers, e.g., Minicircuits, is cascading the passive frequency multiplier with an output transistor amplifier.

This method relies on two nonlinear phenomena. First is the saturation of output power versus input power in a frequency multiplier for higher input power values. This

effect gives a kind of power limitation and hence quasi-stabilization; however, the slope is lower than $N:1$ but still not satisfying. Moreover, in the saturation range, a frequency multiplier presents lowered conversion efficiency. The second nonlinear effect is the saturation of the output power of the transistor amplifier. This amplifier is used here i.e., in this cascade for two reasons: to amplify the multiplier output power and to introduce additional power limiting capability. The combination of these two limiting actions gives better output power stabilization at the cost of complexity and power consumption in the cascade (Figure 1).




Figure 1. Block diagram of frequency multiplier with output amplifier.

In some realizations, this solution offers a still unsatisfying output power stabilization. As an example, the XX1000-QT (Minicircuits) frequency multiplier may be pointed out. Here, the output power slope is about 1 (5 dB/5 dB). However, the device XX1002-QH (Minicircuits) offers very good stability of output power level (0.2 dB) but for a relatively small input power range of 6 dB. More improved results are presented in the paper [12], i.e., the output power stabilization within 1 dB for up to 8 dB of input power range, but at the cost of extended complexity of the circuit. The circuit contains a driving amplifier, two diodes in balanced topology, and an output amplifier with three stages.

Another approach to frequency multiplying is the use of an active circuit based on a transistor, most frequently a type of Field Effect Transistor (FET). The examples of single FET-based frequency multipliers optimized for best conversion efficiency and without optimization of output power stability are presented in the papers [13–16]. In [13], there is a single FET multiplier-type mixer for an input frequency of 2 GHz. In [14], there is a single FET active multiplier without stabilization (1 dB/1 dB) with an input frequency of 1.4–1.6 GHz and with a gate-source voltage of constant value equal to 0 V. An example of a frequency doubler for high power applications is shown in [15]. Here, the input frequency is about 2 GHz and the output power stability is 5 dB for 15 dB of the input power range. In the paper [16], there is a single FET doubler for 4–8 GHz input frequency with analysis of optimal gate-source voltage for the maximum output power for variable input power value. Active FET-based multipliers are also used for very high frequencies, as the examples may serve papers [17,18]. In [17], the one stage doubler for 76 GHz output frequency without stabilization but optimized high gain is shown. In the paper [18], a frequency doubler with two FET transistors is presented. The circuit has an input frequency of 14 GHz and an output power stabilization of about 1 dB for 3 dB of input power range (estimated from conversion gain).

The improvement of output power stabilization may be achieved by the use of more than one transistor in an active multiplier. In the paper [19], there are two FETs, one in class C as the multiplier stage and one in class B as the output amplifier. The results are 1 dB of output power stability for the input power range of 5 dB. In the paper [20], the use of two transistors gives the result of 1 dB of output power stability for the input power range of 7 dB.

In the paper [21], there is a multiplier circuit with 4 FETs and an output amplifier with three FET transistors. The results are 1 dB of output power stability for the input power range of 5 dB. Moderate and improved stability range is shown in papers [22] and [23]. The results are 1 dB of output power stability for the input power range of 4 dB in [22] and about 2.5 dB for 15 dB in [23]—that is the best result for a single device found in the literature.

Concerning the issue of output power stabilization in frequency multipliers, the authors propose a new approach for designing active frequency multipliers.

This approach relies on the use of a single-stage FET transistor frequency multiplier with the self-bias of gate-source junction. Self-bias means the possibility of changing the bias voltage according to the temporary value of the input power, this kind of technique is used in circuits containing diodes [24]. The multiplier circuit presented in the paper is specially optimized in order to obtain the output power at given harmonics as stable as possible for variable input power, with the use of only one semiconductor device.

2. Materials and Methods

In order to investigate the possibility of achieving frequency multiplication with the increased stability of output power an active FET-based frequency doubler has been analyzed. The initial assumptions have been as follows:

- Frequency multiplication order equal to $N = 2$;
- Input frequency $f = 1$ GHz;
- Stabilization of output power at second harmonics (2 GHz) within 1 dB range for at least 6 dB input power range (generally, as wide as possible).

The methodology of investigations consists of several steps:

- Concept of the circuit;
- Defining of the nonlinear model describing the circuit's work;
- Numerical calculations of output power;
- Microwave design and nonlinear simulations with the use of AWR Microwave Office;
- Circuit realization and measurements.

2.1. Concept

The general scheme of the proposed frequency multiplier has been shown in Figure 2. It assumes the use of a microwave FET transistor in the common-source configuration. The drain-source voltage is applied to the drain terminal and the gate-source voltage is initially set to zero volts with the use of a resistor connected between the gate terminal and the common ground. The key property is the use of a pi-type RLC circuit consisting of inductor L_G , capacitor C_G , and resistor R_G . This circuit is connected to the gate terminal and together with the gate-source (G-S) Schottky junction forms a kind of amplitude detector. When the input power is equal to zero the G-S bias voltage is also equal to zero volts. Further, when the input power is increased the G-S voltage changes and is equal to the detected value of input power. The polarity of the detected voltage causes the G-S junction to be biased in reverse. Therefore, the more input power is applied the bias point of the transistor is more shifted toward the cut-off, and further below the value of the cut-off.

This situation causes clipping of the output signal, and finally, the output current waveform contains harmonics of the input frequency.




Figure 2. Diagram of the proposed frequency doubler.

2.2. Modeling and Calculations

The principle of the operation pointed out in the previous section has been illustrated in Figure 3. The simplified model shown in this figure consists of a simplified (piecewise linear) transient characteristic of drain current versus gate-source voltage U_{GS} and superposition of bias points with the input voltage waveforms. The drain current saturation effect for $U_{GS} > 0$ V has been omitted for simplicity.




Figure 3. Working principle of the proposed circuit.

This simplest model is sufficient to present and further calculate the key effects existing in this kind of circuit.

Further analysis was carried out assuming the initial value of the U_{GS} voltage equal to zero and the excitation of the input of the limiter system with a sinusoidal signal with the amplitude U_S .

For gate-source voltages U_{GS} greater than the cut-off voltage U_T , the drain current can be approximated by a linear relationship:

$$I_D = \frac{-I_{D0}}{U_T} \cdot U_{GS} + I_{D0} = a \cdot U_{GS} + b, \quad (1)$$

where

I_{D0} —value of drain current for gate-source voltage equal to zero,

U_T —transistor threshold voltage.

Initially, for very small values of the amplitude U_S , the detected voltage U_{GSdet} has a negligibly low value and can be assumed to be zero. The circuit is in the linear operating range.

An increase in the amplitude of the control voltage U_S causes the appearance of a non-zero value of the detected voltage U_{GSdet} and shifts the operating point of the transistor.

The detected voltage U_{GSdet} can be approximated by a linear function:

$$U_{GSdet} = c \cdot U_S, \quad (2)$$

where

c —detector coefficient [V/V].

The linear operation range is maintained until the minimum momentary driving voltage equals the value of the cut-off voltage U_T .

$$U_T = -U_S + U_{GSdet}, \quad (3)$$

For larger values of the driving voltage amplitude U_S , the sinusoidal waveform of the drain current is clipped unilaterally, this effect becomes stronger as U_S increases until the drain current waveform consists only of a series of pulses corresponding to the truncated peaks of the sinusoidal waveform. This situation is shown in Figure 3, where the red part of the drain current waveform is clipped out.

The condition for non-linear range can be written by substituting Equation (2) to (3):

$$U_{snlin} > \frac{-U_T}{1 - c}, \quad (4)$$

where

U_{snlin} —the value of the driving voltage amplitude for the non-linear range.

As has been stated before, the output current waveform is clipped. For the clipped sine waveform of the drain current, the harmonic content for n -th order may be found with the use of relationships (5) and (6) [25]:

$$I_{dn} = \frac{2I_p}{\pi} f(\phi)_n, \quad (5)$$

$$f(\phi)_n = \frac{\sin(n\phi) \cos(\pi) - n \sin(\phi) \cos(n\phi)}{n(n^2 - 1)(1 - \cos(\phi))}, \quad (6)$$

For the circuit from Figure 3, the variables current amplitude I_p and conduction angle ϕ may be expressed as:

$$I_p = a \cdot (U_{GSdet} + U_S) + b, \quad (7)$$

$$\cos \varphi = \frac{U_T - U_{GSdet}}{U_S}, \quad (8)$$

Substituting for the frequency doubler $n = 2$ one may obtain the function of conduction angle in a form:

$$f(\phi)_2 = \frac{\sin(2\phi) \cos(\pi) - 2 \sin(\phi) \cos(2\phi)}{2(2^2 - 1)(1 - \cos(\phi))}, \quad (9)$$

The set of Equations (1)–(9) allows us to perform calculations of the output power at the second harmonic versus input power level. For the following calculations, it was assumed that the input and output powers are referenced to standard 50Ω load impedances.

The results of these simulations are shown in the following graphs showing the output power of the second harmonic as a function of the input power, as well as the impact of changes (selection) of the parameters: cut-off voltage U_T and detection coefficient c . The U_T parameter is closely related to a specific FET transistor and its value cannot be changed, while the detection constant c can be “adjusted” by changing the resistance value of the R_G resistor from Figure 2.

For investigations the following two cases have been calculated:

- Constant detector coefficient c and variable threshold voltage U_T ;
- Constant threshold voltage U_T and variable detector coefficient c .

The results of both simulations are shown in Figures 4 and 5. As can be seen in the figures below, there is a strong dependance on the output power for various values of the parameters c , U_T , and input power. When the value of the detection coefficient is changed toward a value of -1 the output power at the second harmonic becomes more stable within a certain range of input power.

The optimal behavior of the output power stabilization mechanism for the second harmonic appears for the values of the U_T parameters and the detection constant c for such values as: $U_T = -0.3 \text{ V}$ and $c = -0.9 \text{ V/V}$.




Figure 4. The impact of changes in the value of the U_T parameter at a constant value of the $c = -0.9 \text{ V/V}$ parameter on the range of output power stabilization.




Figure 5. The impact of changes in the value of the detection constant c at a constant value of the $U_T = -0.3$ V parameter on the “flatness” of the output power at the second harmonic.

2.3. Circuit Design

The first step of the real circuit design is the definition and implementation of an ideal-case version of the circuit. This circuit is shown in Figure 6.




Figure 6. Frequency doubler circuit with ideal components.

This consists of an ATF-36163 PHMET and auxiliary detector circuits L_G , R_G , and C_G as the key components, together with additional circuits:

1. Input matching formed with two transmission lines, first of $Z_0 = 50 \Omega$ characteristic impedance and adjustable length of L_1 . The second line is the quarter-wave transformer with a length of 90° and adjustable characteristic impedance Z_T .

2. Output matching circuit. Here, this circuit is assumed to have the simplest form of one section of transmission line with adjustable characteristic impedance and length. This circuit also influences the phase of the fundamental frequency signal returning into an active part of the multiplier after reflection caused by a quarter-wave open-end stub.

3. Fundamental frequency rejection circuit at the output of the whole circuit. Here, a quarter-wave open-end stub at the fundamental frequency is used.

The second step is the implementation of the real parameters of the circuit components, e.g., transmission lines in the form of microstrip lines at a given substrate—Figure 7. For

the purposes of the design and simulation, the AWR Microwave Office simulator has been used. However, one may use any CAD simulator with the Harmonic Balance engine.




Figure 7. Frequency doubler circuit implemented in Microwave Office with realistic components.

The final optimization of the circuit gave the values of components parameters as well as the prediction of the input power range for output power stabilization and output power ripple.

The parameters are as follows:

- $C_G = 47$ pF, $R_G = 100$ Ω , $L_G = 47$ nH;
- $Z_T = 150$ Ω , $L_1 = 3$ mm (FR-4 laminate), $L_2 = 29$ mm (FR-4 laminate);
- $U_{DS} = 3$ V.

An example of simulation results is shown in Figure 8.




Figure 8. Output power at 2 GHz (second harmonic) versus input power at 1 GHz (fundamental) for the frequency doubler simulated in Microwave Office.

3. Results

The designed frequency doubler has been fabricated on FR-4 glass-epoxy laminate. A circuit layout and a picture of the ready circuit are shown in Figures 9 and 10.




Figure 9. Layout of the designed frequency doubler circuit.





Figure 10. Picture of manufactured frequency doubler circuit.

The circuit was assembled and initially checked in order to ensure that there is a proper bias supply and lack of any self-oscillations. Next, measurement investigations were conducted. The measurement stand consisted of a signal generator and a spectrum analyzer. All the coaxial lines, connections, and adapters were calibrated initially, i.e., all the additional losses were measured. The final measurement results of the output power at the second harmonic versus input power level at a fundamental frequency equal to 1 GHz (generator available power) are presented in Table 1 and Figure 11. The input power is referred to as the doubler input port and the output power is referred to as the circuit's output port.

Table 1. Measurements results of output power at 2 GHz (second harmonic) versus input power at 1 GHz (fundamental) for manufactured frequency doubler.

Pin (dBm)	Pout (dBm)
−20	−29.29
−14	−16.92
−10	−7.52
−5	2.07
−4	2.88
−3	4.33
−2	5.71
−1	7.03
0	8.16
1	8.89
2	9.18
3	9.28
4	9.31
5	9.30
6	9.23
7	9.18
8	9.17
9	9.21
10	9.27

**Figure 11.** Measurements results of output power at 2 GHz (second harmonic) versus input power at 1 GHz (fundamental) for manufactured frequency doubler.

4. Discussion

The frequency doubler presented in the paper offers very good output power stability—Figure 11. The cost of this feature is a dedicated circuit design and optimization. For the presented circuit, the input power range when the output power is stable within 1 dB of change equals about 10 dB (9.8 dB). The circuit in the form presented here produces other harmonics of the input signal frequency. Therefore, for further use in frequency synthesizers an output bandpass filter is needed.

The circuit offers conversion gain of 8 dB to −0.7 dB for input power range from 0 to 10 dBm, respectively, when the output power is stabilized.

This is a very good result compared to a kind of passive diode doubler with an additional output amplifier. In such a reference solution, the amplifier works in the A class and amplifies doubler output power, apparently lowering conversion losses. In comparison, the doubler presented in the paper works with the variable bias point being shifted from the B class to the C class at higher input power levels when actual stabilization occurs. This effect causes low bias power consumption.

The range of stabilization of the output power as a function of the input power differs between the circuit designed in the Microwave Office and the one made in practice. This is due to many factors affecting the obtained output power values, including the accuracy of the PCB manufacturing, the accuracy of the assembly of SMD components, the connections to the ground plane of the board, as well as the impact of the actual value of the threshold voltage of the FET transistor, which may differ from that assumed in the transistor model.

For a multiplier, it is difficult to apply the S-matrix notation for output matching because of the fact that consideration of the output (here S_{22}) scattering parameter must be performed with simultaneous excitation of the input port at the fundamental frequency. This is contrary to the assumption of no incoming waves into the circuit when reflection coefficients are defined. Therefore, the output “matching” circuit should allow obtaining the best output power extraction when the excitation signal is present at the input port.

5. Conclusions

The paper comprises an analysis and explanation of the nonlinear behavior of transistor-based frequency doublers. The design and measurement results of the circuit have been presented. The doubler circuit described in the paper has been designed for CW (continuous wave) input signal at 1 GHz. This specific requirement results from a project, that the authors were involved in. For a doubler with a specified wider input frequency range (not CW), the working principle and design methodology is the same. The design will be different because of the need for input and output matching and output filtering, which work within specified frequency band. However, the issues of optimization of the input detector circuit and input/output transforming circuits are still the same.

The obtained results, i.e., the input power range of approx. 10 dB for stabilization of the output power at second harmonics within 1 dB change is a very good result compared to solutions described in the Introduction section, considering the doubler consists of only one semiconductor element. There is no need for additional semiconductor diodes or amplifiers.

The methodology presented in this paper may be further applied to a design and analysis of other kinds of frequency multipliers, e.g., triplers or quadruplers. The measure of stabilization quality defined as the input power range for 1 dB change of output power level seems to be convenient and useful for other circuit evaluations.

Author Contributions: Conceptualization, Z.S.; methodology, Z.S.; software, M.K.; validation, P.K.; formal analysis, P.K.; investigation, P.K.; writing—original draft preparation, Z.S.; writing—review and editing, M.K.; visualization, M.K.; supervision, Z.S.; funding acquisition, Z.S. All authors have read and agreed to the published version of the manuscript.

Funding: This work was financed by the Military University of Technology, Warsaw, Poland, under research project UGB 734.

Institutional Review Board Statement: Not applicable.

Informed Consent Statement: Not applicable.

Data Availability Statement: The data are not publicly available due to privacy restrictions.

Conflicts of Interest: The authors declare no conflict of interest.

References

1. Maas, S.A. *Nonlinear Microwave and RF Circuits*, 2nd ed.; Artech House: Boston, MA, USA; London, UK, 2003; ISBN 978-1-58053-484-0.
2. Deng, S.; Gao, C.; Chen, S.; Sun, J.; Wu, K. Research on Linearity Improvement of Silicon-Based p-i-n Diode Limiters. *IEEE Microw. Wirel. Compon. Lett.* **2020**, *30*, 62–65. [[CrossRef](#)]
3. Echchakhaoui, K.; Abdelmounim, E.; Zbitou, J.; Bennis, H. New Design of Microwave Power Limiter. In Proceedings of the 2019 International Conference on Wireless Technologies, Embedded and Intelligent Systems (WITS), Fez, Morocco, 3–4 April 2019; IEEE: New York, NY, USA; pp. 1–3.
4. Gauvin, J.; Vendier, O.; Cazaux, J.-L.; Blondy, P. Microwave Power Limiters Based on RF-MEMS. In Proceedings of the 2013 IEEE 26th International Conference on Micro Electro Mechanical Systems (MEMS), Taipei, Taiwan, 20–24 January 2013; IEEE: New York, NY, USA; pp. 769–772.
5. Chaturvedi, S.; Saravanan, G.S.; Bhat, K.M.; Bhalke, S. MESFET Process Based Planar Schottky Diode and Its Application to Passive Power Limiters. In Proceedings of the IEEE MTT-S International Microwave and RF Conference, New Delhi, India, 14–16 December 2013; IEEE: New York, NY, USA; pp. 1–4.
6. Lim, C.-L. Limiting and Transient Performances of a Low Loss PIN-Schottky Limiter. In Proceedings of the 2013 IEEE International RF and Microwave Conference (RFM), Penang, Malaysia, 9–11 December 2013; IEEE: New York, NY, USA; pp. 6–10.
7. Wang, D.; Gao, L.; Zheng, S.; Deng, F.; Hou, D. Investigation on the Pulse Characteristics of RF/Microwave Limiter Based on Multistage PIN Diodes and Schottky Diodes. In Proceedings of the Proceedings of the 2014 3rd Asia-Pacific Conference on Antennas and Propagation, Harbin, China, 26–29 July 2014; IEEE: New York, NY, USA; pp. 1366–1369.
8. Luo, R.; Bai, X.; Diao, S.; Lin, F. A 1mW CMOS Limiting Amplifier and RSSI for ZigBee—Applications. In Proceedings of the 2013 IEEE International Wireless Symposium (IWS), Beijing, China, 14–18 April 2013; IEEE: New York, NY, USA; pp. 1–4.
9. Wang, D.; Gao, L.; Zheng, S. Design and Experimental Verification of Active RF Front-End Limiter with High Isolation Degree and Nanoseconds Response Time. In Proceedings of the 2015 IEEE 6th International Symposium on Microwave, Antenna, Propagation, and EMC Technologies (MAPE), Shanghai, China, 28–30 October 2015; IEEE: New York, NY, USA; pp. 534–538.
10. Echchakhaoui, K.; Abdelmounim, E.H.; Zbitou, J.; Tajmouati, A.; Bennis, H.; Angel, M. An Evolved Design of a Zero Bias Broadband Microstrip Power Limiter. In Proceedings of the 2017 International Conference on Wireless Technologies, Embedded and Intelligent Systems (WITS), Fez, Morocco, 19–20 April 2017; IEEE: New York, NY, USA; pp. 1–4.
11. Maas, A.P.M.; Janssen, J.P.B.; van Vliet, F.E. Set of X-Band Distributed Absorptive Limiter GaAs MMICs. In Proceedings of the 2007 European Radar Conference, Munich, Germany, 10–12 October 2007; IEEE: New York, NY, USA; pp. 17–20.
12. Nam, S.; Traut, F.; Cuggino, J. A Ka-Band High Power Frequency Doubler in SMT Package. In Proceedings of the 2006 IEEE Compound Semiconductor Integrated Circuit Symposium, San Antonio, TX, USA, 12–15 November 2006; IEEE: New York, NY, USA; pp. 61–64.
13. Cseppento, B.; Berceli, T.; Nagy, A.; Billabert, A.-L. A Multiplier-Type Microwave FET Mixer. In Proceedings of the 2017 Mediterranean Microwave Symposium (MMS), Marseille, France, 28–30 November 2017; IEEE: New York, NY, USA; pp. 1–5.
14. Jonsson, M.; Zirath, H.; Yhland, K. A New FET Frequency Multiplier. In Proceedings of the 1998 IEEE MTT-S International Microwave Symposium Digest (Cat. No.98CH36192), Baltimore, MD, USA, 7–12 June 1998; IEEE: New York, NY, USA; Volume 3, pp. 1427–1430.
15. Yuk, K.; Branner, G.R.; Wong, C. High Power, High Conversion Gain Frequency Doublers Using SiC MESFETs and AlGaIn/GaN HEMTs. In Proceedings of the 2010 IEEE MTT-S International Microwave Symposium, Anaheim, CA, USA, 23–28 May 2010; IEEE: New York, NY, USA; pp. 1008–1011.
16. Zomorrodian, V.; York, R.A. A MMIC Frequency Doubler Using AlGaIn/GaN HEMT Technology. In Proceedings of the 2011 IEEE Compound Semiconductor Integrated Circuit Symposium (CSICS), Waikoloa, HI, USA, 14–17 October 2011; IEEE: New York, NY, USA; pp. 1–4.
17. Werthof, A.; Tischer, H.; Grave, T. High Gain PHEMT Frequency Doubler for 76 GHz Automotive Radar. In Proceedings of the 2001 IEEE MTT-S International Microwave Symposium Digest (Cat. No.01CH37157), Phoenix, AZ, USA, 20–24 May 2001; IEEE: New York, NY, USA; Volume 1, pp. 107–109.
18. Nallandhigal, S.N.; Lu, Y.; Wu, K. Unified Integration Space of Multi-FET Active Frequency Multiplier and Multiport Antenna. *IEEE Microw. Wirel. Compon. Lett.* **2020**, *30*, 429–432. [[CrossRef](#)]
19. Biswas, B.; Kumar, G.A. A Power Efficient Ka-Band MMIC Active Frequency Doubler with Output Amplifier. In Proceedings of the 2017 IEEE MTT-S International Microwave and RF Conference (IMaRC), Ahmedabad, India, 11–13 December 2017; IEEE: New York, NY, USA; pp. 1–5.
20. Chang, H.-Y.; Chen, G.-Y.; Hsin, Y.-M. A Broadband High Efficiency High Output Power Frequency Doubler. *IEEE Microw. Wirel. Compon. Lett.* **2010**, *20*, 226–228. [[CrossRef](#)]
21. Tang, W.; Tang, S.; He, Q.; Shao, Z. High Conversion Gain Broadband Frequency Doubler Design. In Proceedings of the 2010 International Conference on Microwave and Millimeter Wave Technology, Chengdu, China, 8–11 May 2010; IEEE: New York, NY, USA; pp. 536–538.
22. Jun, L.; Weihua, Y.; Yanfei, H.; Xudong, W.; Haidong, Q.; Xin, L. D Band Active Integrated Frequency Doubler MMIC Based on InP HEMT Technology. In Proceedings of the 2018 International Conference on Microwave and Millimeter Wave Technology (ICMMT), Chengdu, China, 7–11 May 2018; IEEE: New York, NY, USA; pp. 1–3.

23. Weiss, M.D.; Popovic, Z. An X/K-Band Class-E High-Efficiency Frequency Doubler. In Proceedings of the 31st European Microwave Conference, London, UK, 24–26 September 2001; IEEE: New York, NY, USA, 2001; pp. 1–4.
24. Yamauchi, K.; Mori, K.; Nakayama, M.; Mitsui, Y.; Takagi, T. A Microwave Miniaturized Linearizer Using a Parallel Diode with a Bias Feed Resistance. *IEEE Trans. Microw. Theory Tech.* **1997**, *45*, 2431–2435. [[CrossRef](#)]
25. Camargo, E. *Design of FET Frequency Multipliers and Harmonic Oscillators*; Artech House: Boston, MA, USA; London, UK, 1998; ISBN 978-0-89006-481-8.

Disclaimer/Publisher’s Note: The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of MDPI and/or the editor(s). MDPI and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content.