## Article

# Isolated DC-DC Converter for Bidirectional Power Flow Controlling with Soft-Switching Feature and High Step-Up/Down Voltage Conversion 

Chih-Lung Shen ${ }^{1, *}$, You-Sheng Shen ${ }^{1}$ and Cheng-Tao Tsai ${ }^{2}$<br>1 Department of Electronic Engineering, National Kaohsiung First University of Science and Technology, Kaohsiung 82445, Taiwan; u0415903@nkfust.edu.tw<br>2 Department of Electrical Engineering, National Chin-Yi University of Technology, Taichung 41170, Taiwan; cttsai@ncut.edu.tw<br>* Correspondence: clshen@nkfust.edu.tw; Tel.: +886-7-601-1000; Fax: +886-7-601-1386

Academic Editor: Jayanta Deb Mondol
Received: 29 December 2016; Accepted: 27 February 2017; Published: 2 March 2017


#### Abstract

In this paper, a novel isolated bidirectional DC-DC converter is proposed, which is able to accomplish high step-up/down voltage conversion. Therefore, it is suitable for hybrid electric vehicle, fuel cell vehicle, energy backup system, and grid-system applications. The proposed converter incorporates a coupled inductor to behave forward-and-flyback energy conversion for high voltage ratio and provide galvanic isolation. The energy stored in the leakage inductor of the coupled inductor can be recycled without the use of additional snubber mechanism or clamped circuit. No matter in step-up or step-down mode, all power switches can operate with soft switching. Moreover, there is a inherit feature that metal-oxide-semiconductor field-effect transistors (MOSFETs) with smaller on-state resistance can be adopted because of lower voltage endurance at primary side. Operation principle, voltage ratio derivation, and inductor design are thoroughly described in this paper. In addition, a 1-kW prototype is implemented to validate the feasibility and correctness of the converter. Experimental results indicate that the peak efficiencies in step-up and step-down modes can be up to $95.4 \%$ and $93.6 \%$, respectively.


Keywords: bidirectional DC-DC converter; high voltage conversion ratio; galvanic isolation; soft-switching feature

## 1. Introduction

In order to reduce carbon emission and mitigate global warming, green energies, such as photovoltaic (PV) panel, fuel cells, and wind turbine, attract a great deal of interest and have a high rate of growth in installed capacity. A complete configuration of distributed generation system (DGS), as shown in Figure 1, not only includes green-energy sources but also combines an energy storage system for power conditioning to use electricity optimally. For grid connection, a DC-bus voltage up to around 400 V is required, which is much higher than a battery voltage. Therefore, a bidirectional DC-DC converter (BDC) with high voltage ratio to charge/discharge battery is mandatory in the DGS.

Conventional high step-up converters used in PV panel and fuel cells can boost a low voltage to a higher level to serve as an interface between the distributed generator and the DC bus [1-3]. Nevertheless, they only control power flow in unique direction. Bidirectional power flow control is necessary for battery system. A solution is to adopt two high-voltage-ratio converters. One is high-step-up converter for battery discharging and the other is high-step-down converter for charging, but this approach increases cost significantly. Therefore, BDC is the current design trend, which is
capable of governing energy in either power flow direction by a single converter. BDCs can be simply classified as non-isolated type [4-6] and isolated type [7,8].


Figure 1. Configuration of distributed generation system.

Increasing switching frequency of a power converter can reduce the size of magnetic and capacitive elements and thus has the benefit of achieving high power density. However, the higher switch frequency is, the lower conversion efficiency will be. In order to eliminate switching loss, employing resonant unit with auxiliary switches for soft-switching achievement is a common approach [9-11]. In literature [12], the authors develop a dual-bridge converter to fulfill bidirectional power flow controlling along with zero voltage switching (ZVS) at main switch, in which even resonant tank is utilized but the use of additional auxiliary switch can be avoided. Nevertheless, a great many switches are needed and its voltage ratio is incapable of high step-up/down applications.

The open H-bridge converter can function as a non-isolated BDC [13]. Even though this converter can achieve ZVS feature and possesses simple structure, its voltage gain is less than 2 at the duty ratio of 0.5 . For higher voltage ratio, heavy switch duty cycle is the only solution to this problem, but this approach will degrade converter efficiency. To avoid excessive duty cycle operation, switched capacitor technology will be an alternative for high voltage-gain conversion [14]. However, current spike that occurs at the switching transients confines its applications and accompanies electromagnetic interference (EMI) problem, especially in high power rating. Incorporating switched capacitor along with coupled inductor into a power converter is a key to suppressing inrush current and obtaining enough voltage conversion ratio [15-18]. Since the coupled inductor can also feature electrical isolation, a BDC including coupled inductor is the major development. However, the energy dissipation caused from leakage inductor will degrade converter efficiency [19,20]. That is, clamped circuit or snubber mechanism for leakage energy harvesting is imperative. Isolated BDCs based on H-bridge topology have been proposed in the literature [21,22], which can achieve ZVS feature inherently, avoiding additional device usage. Nevertheless, low voltage ratio and more power switches required become their disadvantages. In [23], another isolated BDC which accomplishes leakage-energy recycling and can obtain high voltage-ratio conversion is presented. Nevertheless, some limitations still exist, such as ZVS only occurs at high-voltage side and duty ratio has to be greater than 0.5.

In this paper, a novel BDC is proposed, which has the advantages of galvanic isolation, high voltage conversion ratio, soft-switching feature at all power switches, high efficiency, being suitable for high power applications, and low component count. Figure 2 shows its configuration of the power stage. The symbols in the circuit are summarized in the followings. $V_{L}$ and $V_{H}$ denote the terminal voltages at low-voltage side and high-voltage side, respectively; $L_{1}$ is a choke inductor; $S_{1}, S_{2}, S_{3}, S_{4}, S_{5}$, and $S_{6}$ are active switches, while $D_{S 1}-D_{S 6}$ and $C_{S 1}-C_{S 6}$ express their related anti-parallel body diodes and parasitic capacitors; the magnetically-coupled device has winding $N_{1}$, magnetizing inductor $L_{m 1}$,
and leakage inductor $L_{k 1}$ at low-voltage side, meanwhile $N_{2}, L_{m 2}$, and $L_{k 2}$, respectively, at high-voltage side; $C_{b 1}$ and $C_{b 2}$ are low-voltage capacitors; and $C_{01}$ and $C_{o 2}$ are high-voltage capacitors. The conversion efficiency of proposed BDC can be improved because of the following reasons:
(1) No matter in buck or boost mode, the energy stored in leakage inductors, $L_{k 1}$ and $L_{k 2}$, can be recycled without any snubber mechanism or clamped circuit.
(2) All active semiconductor components can be switched with ZVS or zero current switching (ZCS) to eliminate switching losses.
(3) Switches $S_{1}-S_{4}$ endure a low voltage stress so that semiconductor device with a smaller $R_{d s(o n)}$ can be chosen to reduce conduction losses.


Figure 2. Schematic of the proposed bidirectional converter.

Following the introduction described in Section 1, this paper is organized as follows. The operation principle of the proposed converter is explained in Section 2. Section 3 presents the steady-state analysis. Experimental results measured from a 1-kW prototype are illustrated and discussed in Section 4, while conclusion is summarized in Section 5.

## 2. Operation Principle of the Proposed Converter

As shown in Figure 2, the direction of energy flow can be handled by controlling the active switches so that the converter can operate in either step-up mode or step-down mode. In step-up mode, main switches $S_{1}, S_{2}, S_{3}$, and $S_{4}$ are in switching pattern while $S_{5}$ and $S_{6}$ are in charge of rectifying. At this mode, $S_{1}$ and $S_{2}$ operate complementarily and so do both switches $S_{3}$ and $S_{4}$. The voltage gain of $V_{L}$ to $V_{H}$ is determined by the duty ratio of $S_{1}$. With respect to step-down mode, main switches $S_{2}, S_{4}, S_{5}$, and $S_{6}$ will be in switching pattern and the rest of main switches serve as rectifier. In addition, $S_{2}, S_{4}$, and $S_{5}$ are turned on and off simultaneously and complementary to $S_{6}$. The duty ratio of $S_{6}$ dominates the voltage gain of $V_{H}$ to $V_{L}$ in step-down mode. To describe the operation of the converter, some assumptions are made as follows:
(1) In Figure 2, capacitances of $C_{b 1}, C_{b 2}, C_{01}$, and $C_{02}$ are large enough so that all the voltages across them can be regarded as constant in a switching cycle.
(2) Parasitic capacitor and body diode of each switch are considered, but the internal resistance is neglected.
(3) The leakage inductance of the coupled inductor is much less than magnetizing inductance.
(4) All the magnetic components are designed in continuous conduction mode (CCM).
(5) The turns ratio of secondary to primary of the coupled inductor, $N_{2} / N_{1}$, is defined as $n$.

### 2.1. Step-Up Mode

The converter operation in step-up mode is divided into nine main stages over one switching cycle, which are discussed stage by stage below. The equivalents of the nine stages are depicted in Figure 3, while Figure 4 illustrates the corresponding conceptual waveforms.

Stage $1\left[t_{0}, t_{1}\right]$ : In this stage, referring to Figure 3a, all the switches are in off state. The energy stored in the parasitic capacitor $C_{S 3}$ is drawn out but capacitor $C_{b 1}$ is charged, as referred to the red dashed line in Figure 3a. Meanwhile, energy of $L^{\prime}{ }_{m 1}$ is forwarded to capacitor $C_{02}$ and the output $V_{H}$, where $L^{\prime}{ }_{m 1}$ stands for the total amount of magnetizing inductance seen looking into the primary (at low-voltage side) of the coupled inductor. After the voltage across $C_{S 3}$ drops to zero, the body diode $D_{S 3}$ conducts to continue the currents flowing through $L_{1}$ and $L_{k 1}$ thus to create ZVS turn-on condition for $S_{3}$.

Stage $2\left[t_{1}, t_{2}\right]$ : This stage begins at the moment the switches $S_{1}$ and $S_{3}$ are turned on. The $S_{3}$ is turned on with ZVS. During this time interval, $S_{2}, S_{4}, S_{5}$, and $S_{6}$ are still in off-state. The voltage of the parasitic capacitor $C_{S 1}$ drops. After the voltage $v_{d s 1}$ is less than input voltage $V_{L}$, inductor $L_{1}$ will absorb energy from $V_{L}$ and the current $i_{L 1}$ increases, as referred to the blue dashed line in Figure 3b. In stage 2 , the energy of $L_{k 1}$ is continuously releasing to $C_{b 1}$. The equivalent circuit of this stage is illustrated in Figure 3b. When the current $i_{L k 1}$ falls to zero, this mode ends.

Stage $3\left[t_{2}, t_{3}\right]$ : Figure $3 c$ depicts the equivalent circuit of this stage, in which all the switch have the same statuses as in Stage 2. Inductor $L_{1}$ continuously absorbs the energy from $V_{L}$. Capacitor $C_{b 1}$ transmits energy to $L_{k 1}, L^{\prime}{ }_{m 1}$ and the secondary (at high-voltage side) of the coupled inductor, of which current path is indicated by the red dashed line in Figure 3c. The currents $i_{L k 1}$ and $i_{L m 1}$ increase. In the high-voltage side, $C_{01}$ is charged via the loop of $N_{2}-D_{S 6}-C_{01}-L_{k 2}$ but $C_{02}$ discharges via the loop of $L_{k 2}-N_{2}-D_{S 6}-V_{H}-C_{o 2}$. This mode ends when $S_{3}$ is turned off.

Stage $4\left[t_{3}, t_{4}\right]$ : This stage begins at time $t=t_{3}$, and the equivalent circuit is illustrated in Figure 3d. During this time interval, all the switches are in off state except $S_{1}$. Input $V_{L}$ and capacitor $C_{b 1}$ charge inductor $L_{1}$ and capacitor $C_{b 2}$, respectively. In addition, $C_{b 1}$ forwards energy to high-voltage side via the coupled inductor to charge $C_{o 1}$. The $C_{S 4}$ releases energy. That is, $v_{d s 4}$ decreases. The body diode of $S_{4}$ will be forward biased after $v_{d s 4}$ drops to zero, which provides ZVS condition for $S_{4}$. The associated current path is referred to the red dashed line in Figure 3d. The leakage energy in $L_{k 2}$ is recycling to $C_{01}$ over the interval of Stage 4.

Stage $5\left[t_{4}, t_{5}\right]$ : When $S_{4}$ is turned on, the operation of the converter enters into Stage 5 . As shown in Figure 3e, in this stage switches $S_{1}$ and $S_{4}$ are closed, whereas $S_{2}, S_{3}, S_{5}$, and $S_{6}$ are open. The voltage polarity of $L_{k 1}$ is reversed and the current $i_{L k 1}$ begins decreasing. Capacitor $C_{b 2}$ is charged by $L_{k 1}$ and $C_{b 1}$ and the current flowing through $S_{4}$ is decreased, as referred to the red dashed line in Figure 3e. The energy in $L_{k 2}$ is kept on recycling to $C_{o 1}$, which is the same as in Stage 4 . At the moment that $i_{L k 2}$ equals zero, this stage ends and $D_{S 6}$ is reversely biased.

Stage $6\left[t_{5}, t_{6}\right]$ : During the time interval of Stage 6 , the switches $S_{1}$ and $S_{4}$ are still in on state and $S_{2}, S_{3}, S_{5}$, and $S_{6}$ in off state. Figure $3 f$ is the corresponding equivalent, in which $C_{b 1}$ charges $L_{k 1}, L^{\prime}{ }_{m 1}$, and $C_{b 2}$, as referred to the red dashed line. The currents flowing through $L_{k 1}$ and $L^{\prime}{ }_{m 1}$ are identical and increase simultaneously. With respect to current $i_{L 1}$, since the voltage across $L_{1}$ is $V_{L}$, the current $i_{L 1}$ continues linearly increasing. This stage continues until $S_{1}$ is turned off.

Stage $7\left[t_{6}, t_{7}\right]$ : Figure 3 g depicts the equivalent circuit of Stage 7 , in which all switches are open except $S_{4}$. There are two loops, $V_{L}-L_{1}-C_{b 1}-C_{S 2}$ and $L_{k 1}-L^{\prime}{ }_{m 1}-S_{4}-C_{b 2}-C_{S 2}$, to draw the energy stored in the parasitic capacitor of $S_{2}$. When the voltage across $C_{S 2}$ falls to zero, the body diode of $S_{2}$ conducts and $S_{2}$ can achieve ZVS, as referred to the both dashed lines in red and blue in Figure 3 g . In the high-voltage side of the converter, the both in-series capacitors $C_{o 1}$ and $C_{o 2}$ supply power to output.

Stage $8\left[t_{7}, t_{8}\right]$ : After the time $t=t_{7}$, switches $S_{2}$ and $S_{4}$ are in on state but $S_{1}, S_{3}, S_{5}$, and $S_{6}$ are in off state. The equivalent circuit is illustrated in Figure 3h. As referred to the both red and purple dashed line in Figure 3h, capacitor $C_{b 1}$ is charged by $V_{L}$ and $L_{1}$, while the $C_{b 2}$ absorbs energy from $L^{\prime}{ }_{m 1}$ and $L_{k 1}$. All the currents $i_{L 1}, i_{L k 1}$ and $i_{L m 1}$ decrease. In addition, the energy stored in magnetizing inductor is forwarded to the secondary of the coupled inductor to charge $C_{02}$. This stage ends as the current $i_{L k 1}$ falls to zero.

Stage $9\left[t_{8}, t_{9}\right]$ : During the time interval of Stage 9 , the switches $S_{2}$ and $S_{4}$ are still in on state and $S_{1}, S_{3}, S_{5}$, and $S_{6}$ in off state. The equivalent circuit is illustrated in Figure 3i. Capacitor $C_{b 1}$ is still charged by $V_{L}$ and $L_{1}$. Additionally, capacitor $C_{b 2}$ pumps energy to inductor $L_{k 1}$ via switches $S_{4}$, as referred to the red dashed line in Figure 3i. The energy stored in the magnetizing inductor is transferred to the secondary to charge $C_{02}$ and power the output. In this stage, inductor currents $i_{L 1}$ and $i_{L m 1}$ decrease but $i_{L k 1}$ and $i_{L k 2}$ increase. When switches $S_{2}$ and $S_{4}$ are turned off at $t=t_{9}$, this stage ends. The operation in step-up mode over one switching cycle is completed.


Figure 3. Equivalent circuit of proposed bidirectional converter in step-up mode: (a) Stage 1; (b) Stage 2; (c) Stage 3; (d) Stage 4; (e) Stage 5; (f) Stage 6; (g) Stage 7; (h) Stage 8; and (i) Stage 9.


Figure 4. Key waveforms of the proposed converter in step-up mode.

### 2.2. Step-Down Mode

In step-down mode, $S_{2}, S_{4}$, and $S_{5}$ are controlled at high switching pattern and complementary to $S W_{6}$, while $S W_{1}$ and $S W_{3}$ serve as rectifiers. The converter operation over one switching cycle in step-down mode can be divided into 12 stages, which are described stage by stage in the following. The related equivalents and corresponding waveforms are depicted in Figures 5 and 6, respectively.

Stage $1\left[t_{0}, t_{1}\right]$ : Referring to Figure 5 a , all the switches are in off state. Since $S_{5}$ has been turned off, the voltage of $C_{S 5}$ increases. Accordingly, the voltage across $L^{\prime}{ }_{m 2}$ (the inductance seen looking into the high-voltage side of the coupled inductor) and $L_{k 2}$, which is equal to $v_{C 02}-v_{d s 5}$, decreases; meanwhile the energy stored in the parasitic capacitor of $S_{6}$ releases via the loop of $C_{S 6}-C_{01}-L_{k 2}-L_{m 2}^{\prime}$. In low voltage side, the body diodes of $S_{2}$ and $S_{4}$ are forward biased because of the continuity of $i_{L k 1}$. The voltage across $L_{1}$ equals $v_{C b 1}-V_{L}$. Since $v_{C b 1}$ is larger than $V_{L}$, the current $i_{L 1}$ increases negatively, as referred to the red dashed line in Figure 5a. During this stage, $C_{02}$ will energize $C_{b 2}$ via the coupled inductor and the loop $L_{k 1}-N_{1}-D_{S 4}-C_{b 2}-D_{S 2}$. This mode ends at the moment $v_{d s 5}$ reaches the magnitude of $V_{H}$. That is, $S_{5}$ is completely turned off and its blocking voltage is clamped to $V_{H}$.

Stage $2\left[t_{1}, t_{2}\right]$ : During this time interval, all the switches still stay in off state. The equivalent circuit of this stage is illustrated in Figure 5b. The voltage polarity across $L_{m 2}^{\prime}$ and $L_{k 2}$ reverses and the value of $v_{L m 2}+v_{L k 2}$ is equal to $v_{C o 1}$. That is, magnetizing inductor $L^{\prime}{ }_{m 2}$ and leakage inductor $L_{k 2}$ release energy to $C_{o 1}$ and $V_{H}$ via body diode $D_{S 6}$, as indicated by the purple dashed line in Figure 5b. Since
voltage polarity of the coupled inductor has been changed, the body diode $D_{S 2}$ will be reversely biased and the parasitic capacitor $C_{S 1}$ releases energy to $V_{L}$. In stage 2 , the current flowing $L_{k 1}$ almost equals that in $L_{1}$. Therefore, switch $S_{2}$ is turned off at ZCS. When $S_{6}$ is turned on with ZVS, the operation of the converter enters into next stage.

Stage $3\left[t_{2}, t_{3}\right]$ : In this stage, switch $S_{6}$ is closed. $L^{\prime}{ }_{m 2}$ and $L_{k 2}$ proceed with energy releasing toward $C_{o 1}$ and $V_{H}$, and leakage energy in $L_{k 1}$ is dumped to $C_{b 2}$ at the same time. Accordingly, all the currents in them decrease. As referred to the blue dashed line in Figure 5c, the current of $L_{1}$ draws out the stored energy in $C_{S 1}$ and then force the parasitic diode $D_{S 1}$ in forward bias. The $L_{1}$ delivers energy to $V_{L}$ and its current decreases linearly. In stage 3, the current flowing through $L_{k 2}$ is greater than that in $L^{\prime}{ }_{m 2}$ but its magnitude drops much steeper. This stage continues until $i_{L k 1}$ drops to zero. Figure 5c shows the equivalent circuit of this stage.

Stage $4\left[t_{3}, t_{4}\right]$ : This stage begins at time $t=t_{3}$, and the equivalent circuit is illustrated in Figure 5 d . During this time interval, all switches are still in turn-off condition except $S_{6}$. Magnetizing inductor $L^{\prime}{ }_{m 2}$ forwards energy to $C_{01}$ and $C_{b 1}$ via switch $S_{6}$ and the ideal transformer, respectively. The current direction of $L_{k 1}$ changes, which results in energy releasing of $C_{S 3}$ and the charging of $C_{S 4}$. Associated current path is shown as the red dashed line in Figure 5d. The leakage inductor $L_{k 1}$ will confine the charge current of $C_{S 4}$, resulting in ZCS turn-off at $S_{4}$. When the voltage $v_{d s 4}$ rises to $v_{C b 2}$, Stage 5 begins.

Stage $5\left[t_{4}, t_{5}\right]$ : The equivalent circuit of this stage is illustrated in Figure 5e, in which all the switches are turned off except $S_{6}$. Capacitor $C_{01}$ still absorbs energy from $L^{\prime}{ }_{m 2}$ and $L_{k 2}$. In addition, $L^{\prime}{ }_{m 2}$ forwards energy to $C_{b 1}$ by the ideal transformer and via the loop of $N_{1}-L_{k 1}-D_{S 1}-C_{b 1}-D_{S 3}$. This current path is referred to the red dashed line in Figure 5e. The current flowing through $L_{k 2}$ keeps on decreasing. This stage ends at the time that $i_{L k 2}$ is zero. That is, energy in $L_{k 2}$ is completely recycled.

Stage $6\left[t_{5}, t_{6}\right]$ : Figure $5 f$ depicts the equivalent circuit of this mode, in which all switches have the same statuses as in Stage 5. The current direction of $i_{L k 2}$ changes at $t=t_{5}$, and $L_{k 2}$ absorbs energy from $C_{01}$, as referred to the green dashed line in Figure 5f. The circuit operation in low voltage side is identical to that in Stage 5. Therefore, the inductor $L_{1}$ keeps on energy supplying toward $V_{L}$ and its current decreases linearly. Stage 6 continues until switch $S_{6}$ is turned off at $t=t_{6}$.

Stage $7\left[t_{6}, t_{7}\right]$ : During the interval that $S_{6}$ is open, the voltage $v_{d s 6}$ increases. Therefore, the voltage, $v_{L m 2}+v_{L k 2}$, drops and the parasitic capacitor $C_{S 5}$ dumps its stored energy, as referred to the green dashed line in Figure 5g. The circuit operation in low-voltage side behaves identically to Stage 6. When the energy in $C_{S 5}$ is drawn out completely and $v_{d s 6}$ rises to $V_{H}$, this stage stops. Figure 5 g expresses the operation of the converter in Stage 7.

Stage $8\left[t_{7}, t_{8}\right]$ : In Stage 8 , the body diode $D_{S 5}$ is in forward bias, which provides a ZVS condition for $S_{5}$. The green dashed line in Figure 5h shows this current path. Leakage energy in inductors $L_{k 2}$ and $L_{k 1}$ is recycled to $C_{o 2}$ and $C_{b 1}$. In addition, $L_{1}$ proceeds with energy releasing to $V_{L}$ while $L^{\prime}{ }_{m 2}$ still forwards energy to low voltage side via the ideal transformer. When switches $S_{2}, S_{4}$, and $S_{5}$ are turned on simultaneously, this stage ends. The corresponding equivalent circuit is depicted in Figure 5 h .

Stage $9\left[t_{8}, t_{9}\right]$ : At $t=t_{8}$, the operation of the converter enters into Stage 9. Figure $5 i$ is the equivalent. The voltage polarity of the ideal transformer reverses because $S_{2}$ and $S_{4}$ are closed. Over the time interval of Stage $9, L_{k 2}$ and $L_{k 1}$ continuously dump their stored energy and thus the currents $i_{L k 1}$ and $i_{L k 2}$ reduce. Additionally, the voltage level of $v_{C b 1}$ is higher than $V_{L}$, which results that the inductor $L_{1}$ absorbs energy from $C_{b 1}$ and its current increases negatively and linearly, as referred to the blue dashed line in Figure 5i. This stage lasts until $i_{L k 2}$ drops to zero.

Stage $10\left[t_{9}, t_{10}\right]$ : After the time $t=t_{9}$, the current direction of $L_{k 2}$ changes and $i_{L k 2}$ increases. Switch statues in Stage 9 are identical to that in Stage 10. That is, $S_{2}, S_{4}$, and $S_{5}$ are in on state, whereas $S_{1}, S_{3}$, and $S_{6}$ stay in off state. The equivalent circuit is shown in Figure 5 j , in which the $L^{\prime}{ }_{m 2}$ draws energy from $C_{02}$ and the voltage across $L_{1}$ is still kept at $V_{C b 1}-V_{L}$. As the red dashed line in Figure 5 j indicates, leakage inductor $L_{k 1}$ continues releasing energy and $i_{L k 1}$ decreases. When $i_{L k 1}$ is zero at $t=t_{10}$, this stage ends.

Stage $11\left[t_{10}, t_{11}\right]$ : Figure 5 k shows the equivalent circuit of this stage, in which the statuses of all switches are kept as in Stage 10. During this time interval, $C_{b 1}$ continuously supplies energy to $V_{L}$ and $L_{1}$ by the loop of $C_{b 1}-L_{1}-V_{L}-S_{2}$, of which current path is referred to the blue dashed line in Figure 5 k . The current directions of $N_{1}$ and $N_{2}$ reverse and the current $i_{L k 1}$ rises positively. Meanwhile, capacitor $C_{b 2}$ charges and $C_{02}$ discharges.

Stage $12\left[t_{11}, t_{12}\right]$ : From the equivalent circuit depicted in Figure 51 , switches $S_{2}, S_{4}$, and $S_{5}$ remain closed, while $S_{1}, S_{3}$, and $S_{6}$ are open. In Stage 12, inductors $L_{k 2}$ and $L^{\prime}{ }_{m 2}$ are magnetized by $C_{o 2}$ with the same circuit behavior in Stage 11. Since the magnitude of $i_{L k 1}$ is greater than $i_{L 1}$, the current flowing through $S_{2}$ becomes reverse, and then $S_{2}$ achieves ZCS at turn-off transition, as referred to the red dashed line in Figure 5l. The operation of the converter over one switching cycle is completed when the switches $S_{2}, S_{4}$, and $S_{5}$ are turned off simultaneously.


Figure 5. Equivalent circuit of proposed bidirectional converter in step-down mode. (a) Stage 1; (b) Stage 2; (c) Stage 3; (d) Stage 4; (e) Stage 5; (f) Stage 6; (g) Stage 7; (h) Stage 8; (i) Stage 9; (j) Stage 10; (k) Stage 11; and (l) Stage 12.


Figure 6. Key waveforms of the proposed converter in step-down mode.

According to the aforementioned operation principle, the switching characteristics of all power switches are summarized in Table 1.

Table 1. The switching characteristics of the proposed converter.

| Mode | Main Circuit |  |  |  |  |  |  |
| ---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Low-Voltage Side |  |  |  |  | High-Voltage Side |  |
|  | $S_{1}$ | $S_{2}$ | $S_{3}$ | $S_{4}$ | $S_{5}$ | $S_{6}$ |  |
|  | ZVS | ZVS | ZVS | ZVS | none | none |  |
| Step-down | none | ZCS | none | ZCS | ZVS | ZVS |  |

## 3. Steady-State Analysis

In this section, the steady-state analysis of the BDC includes voltage conversion ratio, voltage stress derivation, and magnetic element design. To simplify the analysis, the assumptions made in Section 2 are considered except the neglect of leakage inductors. In addition, the phenomenon that occurs at switching transient is also ignored.

### 3.1. Step-Up Mode

Voltage gain of the converter in step-up mode is first investigated. Because the output voltage $V_{H}$ is the sum of $V_{C 01}$ and $V_{C 02}$, the relationships of $V_{C o 1}$ to $V_{L}$ and $V_{C o 2}$ to $V_{L}$ have to be found in advance. The voltage $V_{C o 1}$ is n times the magnitude of $V_{C b 1}$ and $V_{C o 2}$ is n times the $V_{C b 2}$ under the condition that leakage inductor is neglected. Accordingly, $V_{C b 1}$ and $V_{C b 2}$ in terms of $V_{L}$ should be determined before the finding for $V_{C o 1}$ and $V_{C o 2}$. Since $S_{1}$ and $S_{2}$ are switched complementarily, the input voltage $V_{L}$ can be boosted via inductor $L_{1}$. As a result, the voltage across $C_{b 1}$ is given by

$$
\begin{equation*}
V_{C b 1}=\frac{V_{L}}{1-D_{1}} \tag{1}
\end{equation*}
$$

where $D_{1}$ is the duty ratio of $S_{1}$. Refer to Figure 4 at any time there are two switches in closed state simultaneously over one switching cycle. While $S_{1}$ and $S_{3}$ are on, the voltage across $L^{\prime}{ }_{m 1}$ is $V_{C b 1}$ and thus the amount of current increase can be estimated by

$$
\begin{equation*}
\Delta i_{L m 1, S 3 o n}=\frac{V_{C b 1}}{L_{m 1}^{\prime}} D_{3} T_{s} \tag{2}
\end{equation*}
$$

In Equation (2), the $D_{3}$ denotes the duty ratio of $S_{3}$. After $S_{3}$ is turned off, switch $S_{4}$ will be turned on. That is, the both switches $S_{1}$ and $S_{4}$ are in on state. The voltage across $L^{\prime}{ }_{m 1}$ becomes $V_{C b 1}-V_{C b 2}$. If $V_{C b 1}$ is greater than $V_{C b 2}$, the $L^{\prime}{ }_{m 1}$ will proceed with current increasing. The increment can be expressed as

$$
\begin{equation*}
\Delta i_{L m 1, S 3 o f f}=\frac{\left(V_{C b 1}-V_{C b 2}\right)}{L^{\prime}{ }_{m 1}}\left(D_{1}-D_{3}\right) T_{S} \tag{3}
\end{equation*}
$$

The switch $S_{2}$ will be turned on when switch $S_{1}$ is turned off. That is, $S_{2}$ and $S_{4}$ are in on state simultaneously and the voltage across $L^{\prime}{ }_{m 1}$ is $-V_{C b 2}$. The current flowing through $L_{m 1}^{\prime}$ decreases, which is given by

$$
\begin{equation*}
\Delta i_{L m 1, S 1 o f f}=\frac{V_{C b 2}}{L_{m 1}^{\prime}}\left(1-D_{1}\right) T_{s} \tag{4}
\end{equation*}
$$

In steady state, the net current change on $L^{\prime}{ }_{m 1}$ is equal to zero. From Equations (2)-(4), the following relationship can be derived

$$
\begin{equation*}
\frac{V_{C b 1}}{L_{m 1}^{\prime}} D_{3} T_{s}+\frac{\left(V_{C b 1}-V_{C b 2}\right)}{L_{m 1}^{\prime}}\left(D_{1}-D_{3}\right) T_{s}-\frac{V_{C b 2}}{L^{\prime}{ }_{m 1}}\left(1-D_{1}\right) T_{s}=0 \tag{5}
\end{equation*}
$$

Substituting Equation (1) into Equation (5) becomes

$$
\begin{equation*}
V_{C b 2}=\frac{D_{1}}{\left(1-D_{1}\right)\left(1-D_{3}\right)} V_{L} \tag{6}
\end{equation*}
$$

The output voltage $V_{H}=V_{C 01}+V_{C o 2}$, which can be also obtained from

$$
\begin{equation*}
V_{H}=n\left(V_{C b 1}+V_{C b 2}\right) \tag{7}
\end{equation*}
$$

Therefore, the conversion ratio of output voltage to input voltage in step-up mode, $M_{\text {step-up }}$, can be found by

$$
\begin{equation*}
M_{\text {step-up }}=\frac{V_{H}}{V_{L}}=\frac{n\left(1+D_{1}-D_{3}\right)}{\left(1-D_{1}\right)\left(1-D_{3}\right)} \tag{8}
\end{equation*}
$$

As referring to the switching sequence in step-up mode, during the interval that $S_{2}$ and $S_{4}$ are open but $S_{1}$ and $S_{3}$ are closed, the $S_{2}$ and $S_{4}$ endure the voltages of $V_{C b 1}$ and $V_{C b 2}$, respectively. After the above switch status, $S_{2}$ and $S_{3}$ will be open but $S_{1}$ and $S_{4}$ are closed. The blocking voltages at $S_{2}$ and $S_{3}$ are $V_{C b 1}$ and $V_{C b 2}$, respectively. The switch status that $S_{1}$ and $S_{3}$ are off but $S_{2}$ and $S_{4}$ are on
proceeds the converter operation. The voltages across $S_{1}$ and $S_{3}$ in this time interval are also $V_{C b 1}$ and $V_{C b 2}$ in turn. In brief, the voltage stresses with respect to $S_{1}, S_{2}, S_{3}$ and $S_{4}$ can be determined as follows:

$$
\begin{gather*}
v_{S 1 \text {-stress }}=v_{S 2 \text {-stress }}=\frac{V_{L}}{1-D_{1}}  \tag{9}\\
v_{S 3 \text {-stress }}=v_{S 4 \text {-stress }}=\frac{D_{1}}{\left(1-D_{1}\right)\left(1-D_{3}\right)} V_{L} \tag{10}
\end{gather*}
$$

At high-voltage side, the switch $S_{5}$ will withstand a voltage of at least $V_{H}$ when the intrinsic diode of $S_{6}$ is forward biased. Similarly, $S_{6}$ also endures a reverse voltage up to $V_{H}$ during the interval that the diode $D_{S 6}$ is on. That is,

$$
\begin{equation*}
v_{d s 5}=v_{d s 6}=\frac{n\left(1+D_{1}-D_{3}\right)}{\left(1-D_{1}\right)\left(1-D_{3}\right)} V_{L} \tag{11}
\end{equation*}
$$

With respect to inductance design, the average current carried by magnetic component has to be calculated in advance. For $L^{\prime}{ }_{m 1}$, the application of amp-second balance criterion (ASBC) at $C_{b 2}$ can give an assistance to the finding for the average of $i_{L m 1}$. The $C_{b 2}$ charges during the time interval [ $t_{5}, t_{6}$ ], in which $S_{1}$ and $S_{4}$ are in on state. On the contrary, $C_{b 2}$ discharges during [ $t_{8}, t_{9}$ ], while $S_{2}$ and $S_{4}$ are closed. The charging current of $C_{b 2}$ is equal to $i_{L m 1}$ and discharging current will be $i_{L m 1}+n i_{d s 5}$ Thus, the following relationship holds:

$$
\begin{equation*}
i_{L m 1}\left(D_{1}-D_{3}\right) T_{s}+\left(i_{L m 1}-\frac{n}{1-D_{1}} i_{H}\right)\left(1-D_{1}\right) T_{s}=0 \tag{12}
\end{equation*}
$$

From Equation (12), the average current carried by $L^{\prime}{ }_{m 1}$ can be given as

$$
\begin{equation*}
I_{L m 1}=\frac{n}{1-D_{3}} I_{H} \tag{13}
\end{equation*}
$$

If the voltage across $C_{b 1}$ is close to $V_{C b 2}$, the current $i_{L m 1}$ can be regard as constant in Stage 6 . This phenomenon can be found in Figure 4. Assume that $L^{\prime}{ }_{m 1}$ is in BCM. The following relationship can be found:

$$
\begin{equation*}
\frac{\left[\left(D_{1}-D_{3}\right) T_{s}+T_{s}\right] \frac{V_{c b 1}}{L^{\prime} m 1} D_{3} T_{s}}{2 T_{s}}=\frac{n}{1-D_{3}} I_{H} \tag{14}
\end{equation*}
$$

Solving for $L^{\prime}{ }_{m 1}$ results:

$$
\begin{equation*}
L^{\prime}{ }_{m 1, \min }=\frac{D_{3}\left(1-D_{3}\right)^{2} R_{H}}{2 n^{2} f_{s}} \tag{15}
\end{equation*}
$$

where $L^{\prime}{ }_{m 1, \min }$ is the minimum inductance of $L^{\prime}{ }_{m 1}$ for CCM operation, $R_{H}$ stands for load resistance at high-voltage side, and $f_{s}$ is switch frequency.

To determine the minimum inductance of $L_{1}, L_{1, \min }$, for CCM operation, average current of $i_{L 1}$ has to be contacted. This average current can be found by applying ASBC to $C_{b 1}$. Capacitor $C_{b 1}$ charges during the time interval $\left[t_{7}, t_{9}\right]$, in which both switches $S_{2}$ and $S_{4}$ are closed. There are two intervals to discharge the energy in $C_{b 1}$. One is [ $t_{2}, t_{4}$ ], in which $S_{1}$ and $S_{3}$ are closed, and the other is and $\left[t_{4}, t_{7}\right]$, in which $S_{4}$ and $S_{1}$ are in on state. Based on ASBC, the following relationship holds:

$$
\begin{equation*}
\left(-\frac{n}{D_{3}} i_{H}-i_{L m 1}\right) D_{3} T_{s}+i_{L m 1}\left(D_{3}-D_{1}\right) T_{S}+i_{L 1}\left(1-D_{1}\right) T_{S}=0 \tag{16}
\end{equation*}
$$

Using Equation (13) and substituting for $i_{L m 1}$, the average current flowing through $L_{1}$ can be represented as

$$
\begin{equation*}
I_{L 1}=\frac{n\left(1+D_{1}-D_{3}\right)}{\left(1-D_{1}\right)\left(1-D_{3}\right)} I_{H} \tag{17}
\end{equation*}
$$

The current increment on $L_{1}, \Delta i_{L 1}$, is estimated by

$$
\begin{equation*}
\Delta i_{L 1}=\frac{V_{L}}{L_{1}} D_{1} T_{s} \tag{18}
\end{equation*}
$$

Hence, the minimum of $i_{L 1}, I_{L 1, \min }$, is given by

$$
\begin{equation*}
I_{L 1, \min }=\frac{n\left(1+D_{1}-D_{3}\right)}{\left(1-D_{1}\right)\left(1-D_{3}\right)} I_{H}-\frac{V_{L}}{2 L_{1}} D_{1} T_{s} \tag{19}
\end{equation*}
$$

At BCM, $I_{L 1, \min }=0$. Solving for $L_{1}$ yields

$$
\begin{equation*}
L_{1, \text { min }}=\frac{D_{1}\left(1-D_{1}\right)^{2}\left(1-D_{3}\right)^{2} R_{H}}{2 n^{2}\left(1+D_{1}-D_{3}\right)^{2} f_{s}} \tag{20}
\end{equation*}
$$

in which $L_{1, \text { min }}$ is the minimum inductance of $L_{1}$ for CCM. If $R_{H}=640 \Omega, f_{s}=40 \mathrm{kHz}, n=3$, and $D_{1}=D_{3}$. Figure 7a depicts the relationships between inductance $L^{\prime}{ }_{m 1}$ and duty ratio $D_{1}$ while Figure 7 b is for inductance $L_{1}$ versus $D_{1}$.


Figure 7. Magnetic component design for (a) $L^{\prime}{ }_{m_{1}}$ and (b) $L_{1}$ under the duty ratio $D_{1}=D_{3}$.

### 3.2. Step-Down Mode

All the assumptions in the above subsection are also adopted for the steady-state analysis in step-down mode. The switches $S_{2}, S_{4}$, and $S_{5}$ are controlled simultaneously and complementary to $S_{6}$. During the interval that $S_{6}$ is in turned-on state and $S_{2}, S_{4}$, and $S_{5}$ are in turned-off state, the voltage $V_{C o 1}$ will directly impose on the high-voltage side of the transformer. Then, the body diodes $D_{s 1}$ and $D_{s 3}$ forward conduct and the voltage $V_{C b 1}$ will be equal to $V_{C o 1} / n$. The inductor $L_{1}$ supplies energy to $V_{L}$. This state will last for $D_{6} T_{s}$. During the interval $\left(1-D_{6}\right) T_{s}, S_{6}$ becomes off but $S_{2}, S_{4}$, and $S_{5}$ are on. The voltage polarity of the coupled inductor at high-voltage side reverses and its magnitude equals $V_{C o 2}$. In addition, the voltage across inductor $L_{1}$ is $V_{C b 1}-V_{L}$ while $V_{C b 2}$ equals $V_{C o 2} / n$. Applying volt-second balance criterion (VSBC) to $L_{1}$ yields

$$
\begin{equation*}
V_{L}=\left(1-D_{6}\right) V_{C b 1} \tag{21}
\end{equation*}
$$

Equation (21) can also be expressed as

$$
\begin{equation*}
V_{L}=\frac{\left(1-D_{6}\right) V_{C 01}}{n} \tag{22}
\end{equation*}
$$

Similarly, applying VSBC to magnetizing inductor $L^{\prime}{ }_{m 2}$, the following relationships can be found:

$$
\begin{equation*}
V_{C o 1}=\left(1-D_{6}\right) V_{H} \tag{23}
\end{equation*}
$$

and

$$
\begin{equation*}
V_{C o 2}=D_{6} V_{H} \tag{24}
\end{equation*}
$$

Substituting Equation (23) into Equation (22) has the result:

$$
\begin{equation*}
M_{\text {step-down }}=\frac{V_{L}}{V_{H}}=\frac{\left(1-D_{6}\right)^{2}}{n} \tag{25}
\end{equation*}
$$

in which $M_{\text {step-down }}$ stands for the ratio of output to input voltage as in step-down mode. Figure 8a shows the curves of $M_{\text {step-up }}$ versus duty ratio $D_{1}$, while $M_{\text {step-down }}$ versus duty ratio $D_{6}$ is illustrated in Figure 8b.


Figure 8. Voltage conversion ratio of the proposed bidirectional converter: (a) step-up mode; and (b) step-down mode.

The discussion relating to the voltage stresses of the semiconductor devices is followed up. Because the diode $D_{S 1}$ and switch $S_{2}$ conduct complementarily, from the mesh of $C_{b 1}-S_{1}-S_{2}$, it can be found that voltage stress of $S_{1}$ is identical to that of $S_{2}$ and equals $V_{C b 1}$. Similarly, $D_{S 3}$ and $S_{4}$ are in complementary conduction, and the voltage stresses of $S_{3}$ and $S_{4}$ will be equal to $V_{C b 2}$. At high-voltage side, from the outermost loop, $S_{5}-S_{6}-V_{H}$, the input voltage $V_{H}$ will impose on $S_{5}$ and $S_{6}$ alternately. That is, $S_{5}$ and $S_{6}$ have to stand a voltage of $V_{H}$.

The current gain of the converter is a reciprocal of the voltage ratio shown in Equation (25). Therefore, the input current $I_{H}$ is given by

$$
\begin{equation*}
I_{H}=\frac{\left(1-D_{6}\right)^{2}}{n} I_{L}=\frac{\left(1-D_{6}\right)^{2} V_{L}}{n R_{L}} \tag{26}
\end{equation*}
$$

where $R_{L}$ denotes the load resistance at low-voltage side. From Figure 5f, the average current of magnetizing inductance $L^{\prime}{ }_{m 2}$ is equals to $\frac{-i_{d s 3}}{n}-i_{d s 6}$, which can be further estimated by

$$
\begin{equation*}
I_{L m 2}=\frac{\left(1-D_{6}\right) I_{L}}{n D_{6}}-\frac{I_{H}}{D_{6}} \tag{27}
\end{equation*}
$$

In addition, the current decrement on $L^{\prime}{ }_{m 2}$ over one switching cycle, $\Delta i_{L m 2}$, can be expressed as

$$
\begin{equation*}
\Delta i_{L m 2}=\frac{D_{6} T_{s} V_{C o 1}}{L_{m 2}^{\prime}} \tag{28}
\end{equation*}
$$

Using Equation (23) and Equation (25) to substitute for $V_{C o 1}$ yields

$$
\begin{equation*}
\Delta i_{L m 2}=\frac{D_{6} T_{s} n V_{L}}{\left(1-D_{6}\right) L_{m 2}^{\prime}} \tag{29}
\end{equation*}
$$

The minimum value of $i_{L m 2}$ can be calculated by $I_{L m 2}-\frac{\Delta i_{L m 2}}{2}$ and is computed as

$$
\begin{equation*}
I_{L m 2, \min }=\frac{\left(1-D_{6}\right) V_{L}}{n R_{L}}-\frac{D_{6} T_{s} n V_{L}}{2\left(1-D_{6}\right) L_{m 2}^{\prime}} \tag{30}
\end{equation*}
$$

At boundary, $I_{L m 2, \min }=0$. Then, solving for $L^{\prime}{ }_{m 2}$ can obtain the following relation for determining the minimum inductance for CCM :

$$
\begin{equation*}
L^{\prime}{ }_{m 2, \min }=\frac{n^{2} D_{6} R_{L}}{2\left(1-D_{6}\right)^{2} f_{s}} \tag{31}
\end{equation*}
$$

In order to find the minimum value of $L_{1}$ for continuous current operation, $L_{1, \text { min }}$, the average current of $L_{1}, I_{L 1}$, has to be found. The $I_{L 1}$ is equal to the output current $I_{L}$, which is given by

$$
\begin{equation*}
I_{L 1}=\frac{V_{L}}{R_{L}} \tag{32}
\end{equation*}
$$

The change on inductor current $i_{L 1}$ can be computed from

$$
\begin{equation*}
\Delta i_{L 1}=\frac{D_{6} T_{s} V_{L}}{L_{1}} \tag{33}
\end{equation*}
$$

Accordingly, minimum of $I_{L 1}$ is

$$
\begin{equation*}
I_{L 1, \min }=\frac{V_{L}}{R_{L}}-\frac{D_{6} T_{S} V_{L}}{2 L_{1}} \tag{34}
\end{equation*}
$$

Let $I_{L 1, \text { min }}=0$ and solving for $L_{1}$ can obtains:

$$
\begin{equation*}
L_{1, \min }=\frac{D_{6} R_{L}}{2 f_{s}} \tag{35}
\end{equation*}
$$

Assume that $R_{L}$ is $9.216 \Omega, f_{s}$ is 40 kHz , and $n=3$. Figure 9 a depicts the relationship between $D_{6}$ and $L^{\prime}{ }_{m 2}$, while $L_{1}$ versus $D_{6}$ is illustrated in Figure $9 \mathbf{b}$.


Figure 9. The relationship between the inductance and duty ratio $D_{6}$ : (a) $L^{\prime}{ }_{m 2}$; and (b) $L_{1}$.

Figure 10 is the equivalent circuit of proposed converter considering non-ideal parameters, in which $r_{L 1}$ represents the inductor resistance at the low voltage side and $r_{d s 1}, r_{d s 2}, r_{d s 3}, r_{d s 4}, r_{d s 5}$, and $r_{d s 6}$ are the on-state resistance of switches $S_{1}, S_{2}, S_{3}, S_{4}, S_{5}$, and $S_{6}$, respectively; and $r_{l k 1}$ and $r_{l k 2}$ are the primary winding resistances and the secondary one respectively. By using VSBC and ASBC, the non-ideal voltage conversion ratio $M^{\prime}{ }_{\text {step-up }}$ and conversion efficiency $\eta_{\text {step-up }}$ in step-up mode can be obtained as


$$
\begin{equation*}
\eta_{\text {Step-up }}=M_{S_{\text {tep-up }}}^{\prime}\left[\frac{\left(1-D_{1}\right)\left(1-D_{3}\right)}{n\left(1+D_{1}-D_{3}\right)}\right] \tag{36}
\end{equation*}
$$

In addition, step-down voltage ratio $M_{\text {step-down }}^{\prime}$ and efficiency $\eta_{\text {step-down }}$ are estimated by

$$
\begin{gather*}
M_{\text {Step-down }}^{\prime}=\left[\frac{\left(-1+D_{6}\right)^{2} D_{6} n R_{L}}{\left(-1+D_{6}\right)^{3}\left(-r_{d s 6}+D_{6}\left(r_{d s 5}+r_{d s 6}\right)\right)+n^{2}\left(r_{d s 1}+r_{d s 3}+r_{l k 1}+D_{6}\left(r_{d s 2}-D_{6} r_{d s 2}+\left(-2+D_{6}\right) r_{d s 3}+R_{L}+r_{L 1}+\left(-2+D_{6}\right) r_{l k 1}\right)\right)}\right]  \tag{38}\\
\eta_{\text {Step-down }}=M_{\text {Step-down }}^{\prime}\left[\frac{n}{\left(1-D_{6}\right)^{2}}\right] \tag{39}
\end{gather*}
$$

Based on Equations (36) to (39), relationships of voltage gain versus duty ratios $D_{1}$ and $D_{3}$ in step-up mode are depicted in Figure 11a,b, respectively; meanwhile, so do Figure 11c,d for step-down operation. Figure 12 shows the non-ideal voltage gain in step-up mode under different choke resistances.


Figure 10. The non-ideal equivalent circuit of the converter.


Figure 11. The relationships of voltage gain versus duty ratio and efficiency versus duty ratio while considering non-ideal effect: (a) $M_{\text {step-up }}^{\prime}$; (b) $\eta_{\text {step-up }}$; (c) $M_{\text {step-down }}^{\prime}$; and (d) $\eta_{\text {step-down }}$.


Figure 12. The step-up voltage gain under different choke resistances.

Among all power switches, the main switch $S_{1}$ will endure the maximum current stress no matter in step-up or step-down mode. Thereby, the current stress determination is focused on $S_{1}$. This current stress can be estimated by the sum of the valley current of inductor $L_{1}$ and the peak current of leakage inductance $L_{k 1}$. That is,

$$
\begin{equation*}
I_{d s 1, p e a k}=\frac{I_{L}\left(2-D_{6}\right)}{D_{6}}-\frac{V_{L} D_{6}}{2 f_{s} L_{1}} \tag{40}
\end{equation*}
$$

As for the current stresses of the other active switches in step-down mode, the ASBC should be applied to capacitors $C_{01}, C_{02}, C_{b 2}$, and $C_{b 1}$, which yields

$$
\begin{gather*}
I_{d s 2, p e a k}=I_{L} \frac{2-D_{6}}{D_{6}}-\frac{V_{L} D_{6}}{2 f_{s} L_{1}}  \tag{41}\\
I_{d s 3, p e a k}=I_{d s 4, \text { peak }}=2 \frac{I_{L}\left(1-D_{6}\right)}{D_{6}}  \tag{42}\\
I_{d s 5, p e a k}=I_{d s 6, p e a k}=\frac{I_{L}\left(1-D_{6}\right)\left(2+D_{6}\right)}{n D_{6}}-\frac{n D_{6} V_{L}}{2\left(1-D_{6}\right) f_{s} L^{\prime}{ }_{m 2}} \tag{43}
\end{gather*}
$$

Similarly, in step-up mode, current stresses of switches can be expressed as

$$
\begin{gather*}
I_{d s 1, \text { peak }}=\frac{n I_{H}\left[2\left(1-D_{1}+D_{1} D_{3}\right)-D_{3}^{2}\right]}{D_{3}\left(1-D_{1}\right)\left(1-D_{3}\right)}+\frac{V_{L} D_{3}}{2 f_{s} L_{1}}  \tag{44}\\
I_{d s 2, \text { peak }}=n I_{H} \frac{2-D_{3}}{\left(1-D_{1}\right)\left(1-D_{3}\right)}+\frac{V_{L} D_{1}}{2 f_{s} L_{1}}  \tag{45}\\
I_{d s 3, \text { peak }}=I_{d s 4, \text { peak }}=n I_{H} \frac{2-D_{3}}{D_{3}\left(1-D_{3}\right)}+\frac{V_{L} D_{3}}{2 f_{s} L_{m 1}^{\prime}\left(1-D_{1}\right)}  \tag{46}\\
I_{d s 5, \text { peak }}=\frac{2 I_{H}}{\left(1-D_{1}\right)}  \tag{47}\\
I_{d s 6, p e a k}=\frac{2 I_{H}}{D_{3}} \tag{48}
\end{gather*}
$$

## 4. Experimental Results

To validate the proposed BDC, a 1-kW prototype is built with the specifications and components summarized in Table 2. If a converter operates in discontinuous conduction mode (DCM), it can easily avoid switching loss. However, during the interval of high power loading, serious conduction loss will result in unacceptable efficiency. The proposed converter intrinsically has the outstanding feature of
soft switching at all power switches even in CCM. Therefore, we design the converter operation from DCM into CCM at 250-W power loading for overall efficiency consideration. Accordingly, a Toroids 55195-A2 MPP core and an EE-55 core are adopted to form main inductor and coupled inductor, respectively. To make sure the CCM and DCM operate, as mentioned, the main inductance $L_{1}$ should be $46 \mu \mathrm{H}$ and magnetizing inductance $L^{\prime}{ }_{m 1}$ is $130 \mu \mathrm{H}$ with a turns ratio of $n=3$.

Table 2. Specifications and components used in experimentations.

| Symbols | Values \& Types |
| :---: | :---: |
| $V_{L}$ (Low voltage) | 48 V |
| $V_{\mathrm{H}}$ (High voltage) | 400 V |
| $P_{o}$ (Output power) | 1 kW |
| $f_{s}$ (Switching frequency) | 40 kHz |
| $L_{1}$ (Filter inductance) | $46.2 \mu \mathrm{H}$ |
| $L^{\prime}{ }_{m 1}$ (Magnetizing inductance) | $130 \mu \mathrm{H}$ |
| $L_{k 1}$ (Leakage inductance) | $2.07 \mu \mathrm{H}$ |
| $L_{k 2}$ (Leakage inductance) | $18.82 \mu \mathrm{H}$ |
| $n$ (Transformer turns ratio) | 3 |
| $C_{b 1}$ and $C_{b 2}$ (Capacitances) | $33 \mu \mathrm{~F}$ |
| $C_{o 1}$ and $C_{o 2}$ (Capacitances) | $220 \mu \mathrm{~F}$ |
| $S_{1}$ and $S_{2}$ (Switches) | IXFH160N15T2 |
| $S_{3}$ and $S_{4}$ (Switches) | IXTP160N075T |
| $S_{5}$ and $S_{6}$ (Switches) | IXFH52N50P2 |

According to the discussion in Section 3, voltage and current stresses of all active switches can be specified, which offers us a benefit to choose appropriate semiconductor devices for prototype constructing. Since a lower $R_{d s(o n)}$ can achieve a higher conversion efficiency, active switches which meet the power rating and have conduction resistance as low as possible are considered. At low-voltage side, power MOSFETs IXFH160N15T2 with on-state resistance $R_{d s(o n)}$ of $9 \mathrm{~m} \Omega$ is chosen as $S_{1}$ and $S_{2}$, while IXTP160N075T with $6 \mathrm{~m} \Omega R_{d s(\text { on })}$ as $S_{3}$ and $S_{4}$. With regard to the active switches $S_{5}$ and $S_{6}$ at high-voltage side, power MOSFET IXFH52N50P2 is considered, of which $R_{d s(o n)}$ is $0.12 \Omega$. Microcontroller ATMEGA328P-PU is in charge of the converter controlling. Additionally, PV simulator Chroma $62050 \mathrm{H}-600$ S, high voltage power supply IDRC CDSP-500-010C, electronic load Chroma 63202 are adopted for terminal source or load. All waveforms are measured by oscilloscope KEYSIGHT DSOX4024A. Figure 12 shows the voltage and current waveforms measured from switches $S_{1}-S_{6}$, while $D_{1}=0.44$ and $D_{3}=0.3$. In Figure 13a, the first trace and second trace are the switch voltage and current of $S_{1}$, respectively, whereas the third and fourth traces depict the measurements of $S_{2}$. From Figure 13a, it can be found that $S_{1}$ endures a voltage of around 100 V . This value is consistent with the estimation in Equation (9). The measured $i_{d s 1}$ matches the conceptual waveform in Figure 4. In addition, the waveforms of $v_{d s 2}$ and $i_{d s 2}$ release that ZCS turn-off feature is achieved at $S_{2}$. Figure 13b presents the practical measurements of $v_{d s 3}, i_{d s 3}, v_{d s 4}$, and $i_{d s 4}$, which illustrates that both switches $S_{3}$ and $S_{4}$ can be turned on with ZVS. While operated in step-up mode, $S_{5}$ and $S_{6}$ of the converter are in the role of rectifier. Figure 13c presents the zoomed-in waveforms of $S_{1}$ and $S_{2}$, and Figure 13d is for $S_{3}$ and $S_{4}$. The blocking voltages of $v_{d 55}$ and $v_{d s 6}$ are both equal to 400 V , as shown in Figure 13 e , which conforms to the calculation of Equation (11). Figure 13f confirms a stable output and CCM operation in $L_{1} ;$ moreover, the measurements of $i_{L k 1}$ and $i_{L k 2}$ are consistent with the waveforms in Figure 4.


Figure 13. Experimental results in step-up mode operation at $P_{o}=1 \mathrm{~kW}$ : (a) measurements from $S_{1}$ and $S_{2} ;(\mathbf{b})$ measurements from $S_{3}$ and $S_{4} ;(\mathbf{c})$ zoomed-in waveforms measured from $S_{1}$ and $S_{2}$; (d) zoomed-in waveforms of $S_{3}$ and $S_{4} ;(\mathbf{e})$ measurements from $S_{5}$ and $S_{6}$; and (f) waveforms of $V_{H}$, $i_{L 1}, i_{L k 1}$, and $i_{L k 2}$.

While operating in step-down mode with $D_{6}=0.37$, related practical waveforms are shown in Figure 14. From Figure 14a,b, it can be seen that both switches $S_{1}$ and $S_{3}$ are just in charge of rectifying whereas $S_{2}$ and $S_{4}$ can accomplish ZCS turn-off feature. Figure 14 c reveals that $S_{5}$ and $S_{6}$ are turned on with ZVS and their voltage stresses are about 400 V . The output voltage at low-voltage side and the currents of $L_{1}, L_{k 1}$, and $L_{k 2}$ are also given in Figure 14 d , in which a constant 48 V output and CCM operation in $L_{1}$ are illustrated.


Figure 14. Experimental results in step-down mode operation at $P_{o}=1 \mathrm{~kW}$ : (a) measurements from $S_{1}$ and $S_{2} ;\left(\right.$ b) $S_{3}$ and $S_{4}$; and (c) $S_{5}$ and $S_{6}$; and (d) the waveforms of $V_{L}, i_{L 1}, i_{L k 1}$, and $i_{L k 2}$.

Figure 15 depicts measured efficiency of the prototype. The maximum values of the practical efficiency in step-up and step-down modes are up to $95.4 \%$ and $93.6 \%$, respectively, while $P_{o}$ is equal to 1 kW . The efficiency values are measured after 1 hr burn-in test and the maximum temperature of all active components is around $56^{\circ} \mathrm{C}$. Figure 16 shows the photo of the prototype, where its length, width, and height are $17.2,14.6$, and 4.2 cm in turn. Therefore, its power density is $948.13 \mathrm{~kW} / \mathrm{m}^{3}$. In addition, the converter's weight is 0.985 kg . That is, specific power is $1.015 \mathrm{~kW} / \mathrm{kg}$.


Figure 15. Measured efficiency of the proposed bidirectional DC-DC converter.


Figure 16. The photo of the experimental setup.

Table 3 summarizes the comparison of the proposed converter with other bidirectional converters in [24-27]. The proposed converter has the better features such as galvanic isolation, soft switching at all switches, no any diode required, and high voltage-ratio conversion. For example, in step-up mode and under the conditions that $n=3$ and duty cycle is 0.5 (in addition, $D_{1}=D_{3}$ in the proposed converter), the proposed one can achieve a much higher voltage gain up to 12 while those in [24-27] are $11,3,6$, and 12 , respectively. For clearer presentation, the plots to express the comparison result among the mentioned converters are shown in Figure 17. In high conversion ratio converters, current-sharing path structure along with interleaved control can suppress current ripples and then lowers current stress and conduction loss [27-30]. However, bi-directional power flow controlling or more power components needed are still their demerits.

Table 3. Performance comparisons of proposed BDC with other bidirectional DC-DC converters proposed in [25-27].

| References | [24] | [25] | [26] | [27] | Proposed |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Topology | Non-Isolated | Isolated | Isolated | Isolated | Isolated |
| Voltage conversion ratio in step-up mode ( $V_{H} / V_{L}$ ) | $[(1+n) /(1-D)]+n$ | $n$ | $n /(1-D)$ | $2 n /(1-D)$ | $\left[n\left(1+D_{1}-D_{3}\right)\right] /\left[\left(1-D_{1}\right)\left(1-D_{3}\right)\right]$ |
| Voltage conversion ratio in step-down mode ( $V_{L} / V_{H}$ ) | $D /(1+n+n D)$ | $1 / n$ | $(1-D) / n$ | $(1-D) / 2 n$ | $\left(1-D_{6}\right)^{2} / n$ |
| Output power | 200 W | 500 W | 1 kW | 1.5 kW | 1 kW |
| Number of MOSFETs | 5 | 8 | 4 | 8 | 6 |
| Number of diodes | 0 | 0 | 2 | 0 | 0 |
| Number of inductors | 0 | 1 | 1 | 0 | 1 |
| Number of coupled inductors | 1 | 1 | 1 | 2 | 1 |
| Number of capacitors | 3 | 1 | 4 | 5 | 4 |
| Full-load efficiency (Step-up/step-down) | 93\%/90\% | 92.4\%/91.7\% | 85\%/89\% | 96.5\%/95.8\% | 94.1\%/91\% |



Figure 17. The comparison plots of conversion ratio: (a) step-up mode; and (b) step-down mode.

## 5. Conclusions

This paper has proposed a high efficiency and high voltage-ratio isolated bidirectional DC-DC converter. A coupled inductor is employed for achieving galvanic isolation, in which the energy stored in leakage inductor can be recycled without additional components. The main contribution of this paper is that voltage stress across semiconductor devices can be lowered by adjusting duty ratio, all power switches can complete soft switching feature in step-up and step-down modes, and higher voltage conversion can inherently be achieved. Because semiconductor device endures low voltage stress, MOSFETs with low $R_{d s, o n}$ can be employed. Unlike conventional converters whose voltage gain is merely determined by a fixed duty ratio, the proposed converter has the ability of compromising the duty ratios of switches at primary side to meet a certain voltage gain and to find an available power component. Operation principle of the circuit and detailed derivation of voltage gain, voltage stress, and current stress are carried out. Finally, experimental results measured from a 1-kW prototype have verified the theoretical analysis and feasibility.

Acknowledgments: The authors would like to convey their appreciation for grant support from the Ministry of Science and Technology (MOST) of Taiwan under its grant with Reference Number MOST 105-2221-E-327-038.

Author Contributions: Chih-Lung Shen, You-Sheng Shen and Cheng-Tao Tsai conceived and designed the circuit. You-Sheng Shen and Cheng-Tao Tsai performed simulations, carried out the prototype, and analyzed data with guidance from Chih-Lung Shen. Chih-Lung Shen revised the manuscript for submission.
Conflicts of Interest: The authors declare no conflict of interest.

## References

1. Shen, C.-L.; Chiu, P.-C.; Lee, Y.-C. Novel Interleaved Converter with Extra-High Voltage Gain to Process Low-Voltage Renewable-Energy Generation. Energies 2016, 9, 871. [CrossRef]
2. Pinto, R.; Mariano, S.; Calado, M.R.; de Souza, J.F. Impact of Rural Grid-Connected Photovoltaic Generation Systems on Power Quality. Energies 2016, 9, 739. [CrossRef]
3. Elsaharty, M.A.; Ashour, H.A.; Rakhshani, E.; Pouresmaeil, E.; Catalão, J.P.S. A Novel DC-Bus Sensor-less MPPT Technique for Single-Stage PV Grid-Connected Inverters. Energies 2016, 9, 248. [CrossRef]
4. Lai, C.-M. Development of a Novel Bidirectional DC/DC Converter Topology with High Voltage Conversion Ratio for Electric Vehicles and DC-Microgrids. Energies 2016, 9, 410. [CrossRef]
5. Xue, L.-K.; Wang, P.; Wang, Y.-F.; Bei, T.-Z.; Yan, H.-Y. A Four-Phase High Voltage Conversion Ratio Bidirectional DC-DC Converter for Battery Applications. Energies 2015, 8, 6399-6426. [CrossRef]
6. Liu, K.-B.; Liu, C.-Y.; Liu, Y.-H.; Chien, Y.-C.; Wang, B.-S.; Wong, Y.-S. Analysis and Controller Design of a Universal Bidirectional DC-DC Converter. Energies 2016, 9, 501. [CrossRef]
7. Jiang, J.; Bao, Y.; Wang, L.Y. Topology of a Bidirectional Converter for Energy Interaction between Electric Vehicles and the Grid. Energies 2014, 7, 4858-4894. [CrossRef]
8. Shi, X.; Jiang, J.; Guo, X. An Efficiency-Optimized Isolated Bidirectional DC-DC Converter with Extended Power Range for Energy Storage Systems in Microgrids. Energies 2013, 6, 27-44. [CrossRef]
9. Ahmadi, M.; Mohammadi, M.-R.; Adib, E.; Farzanehfard, H. Family of non-isolated zero current transition bi-directional converters with one auxiliary switch. IET Trans. Power Electron. 2012, 5, 158-165. [CrossRef]
10. Pavlovsky, M.; Guidi, G.; Kawamura, A. Buck/boost DC-DC converter topology with soft switching in the whole operating region. IEEE Trans. Power Electron. 2014, 29, 851-862. [CrossRef]
11. Mohammadi, M.-R.; Farzanehfard, H. Analysis of Diode Reverse Recovery Effect on the Improvement of Soft-Switching Range in Zero-Voltage-Transition Bidirectional Converters. IEEE Trans. Ind. Electron. 2015, 62, 1471-1479. [CrossRef]
12. Corradini, L. Zero voltage switching technique for bidirectional DC/DC converters. IEEE Trans. Power Electron. 2014, 29, 1585-1594. [CrossRef]
13. Waffler, S.; Kolar, J.-W. A novel low-loss modulation strategy for high-power bidirectional buck + boost converters. IEEE Trans. Power Electron. 2009, 24, 1589-1599. [CrossRef]
14. Zhang, F.; Du, L.; Peng, F.-Z.; Qian, Z. A new design method for high-power high-efficiency switched-capacitor DC-DC converters. IEEE Trans. Power Electron. 2008, 23, 832-840. [CrossRef]
15. Ajami, A.; Ardi, H.; Farakhor, A. A Novel High Step-up DC/DC Converter Based on Integrating Coupled Inductor and Switched-Capacitor Techniques for Renewable Energy Applications. IEEE Trans. Power Electron. 2015, 30, 4255-4263. [CrossRef]
16. Sizkoohi, H.-M.; Milimonfared, J.; Taheri, M.; Salehi, S. High step-up soft-switched dual-boost coupled-inductor-based converter integrating multipurpose coupled inductors with capacitor-diode stages. IET Trans. Power Electron. 2015, 8, 1786-1797. [CrossRef]
17. Lee, J.-H.; Liang, T.-J.; Chen, J.-F. Isolated coupled-inductor-integrated DC-DC converter with nondissipative snubber for solar energy applications. IEEE Trans. Ind. Electron. 2014, 61, 3337-3348. [CrossRef]
18. Liang, T.-J.; Liang, H.-H.; Chen, S.-M.; Chen, J.-F.; Yang, L.-S. Analysis, design, and implementation of a bidirectional double-boost DC-DC converter. IEEE Trans. Ind. Appl. 2014, 50, 3955-3962. [CrossRef]
19. Luís, M.-R.; Oliveira; Marques, A.-J. Leakage inductances calculation for power transformers interturn fault studies. IEEE Trans. Power Deliv. 2015, 30, 1213-1220.
20. Ouyang, Z.; Zhang, J.; Hurley, W.-G. Calculation of leakage inductance for high-frequency transformers. IEEE Trans. Power Electron. 2015, 30, 5769-5775. [CrossRef]
21. Zhao, B.; Yu, Q.; Leng, Z.; Chen, X. Switched Z-source isolated bidirectional DC-DC converter and its phase-shifting shoot-through bivariate coordinated control strategy. IEEE Trans. Ind. Electron. 2012, 59, 4657-4670. [CrossRef]
22. Nadia, M.-L.-T.; Inoue, S.; Kobayashi, A.; Akagi, H. Voltage balancing of a 320-V, 12-F electric double-layer capacitor bank combined with a $10-\mathrm{kW}$ bidirectional isolated DC-DC converter. IEEE Trans. Power Electron. 2008, 23, 2755-2765.
23. Liang, T.-J.; Lee, J.-H. Novel high-conversion-ratio high-efficiency isolated bidirectional DC-DC converter. IEEE Trans. Ind. Electron. 2015, 62, 4492-4503. [CrossRef]
24. Hsieh, Y.-P.; Chen, J.-F.; Yang, L.-S.; Wu, C.-Y.; Liu, W.-S. High-Conversion-Ratio Bidirectional DC-DC Converter with Coupled Inductor. IEEE Trans. Ind. Electron. 2014, 61, 210-222. [CrossRef]
25. Kan, J.; Xie, S.; Tang, Y.; Wu, Y. Voltage-Fed Dual Active Bridge Bidirectional DC/DC Converter with an Immittance Network. IEEE Trans. Power Electron. 2014, 29, 3582-3590. [CrossRef]
26. Wai, R.-J.; Liaw, J.-J. High-efficiency-isolated single-input multiple-output bidirectional converter. IEEE Trans. Power Electron. 2015, 30, 4914-4930. [CrossRef]
27. Li, W.; Xu, C.; Yu, H.; Gu, Y.; He, X. Analysis, design and implementation of isolated bidirectional converter with winding-cross-coupled inductors for high step-up and high step-down conversion system. IET Power Electron. 2014, 7, 66-77. [CrossRef]
28. Martinez, W.; Imaoka, J.; Yamamoto, M.; Umetani, K. High Step-Up Interleaved Converter for Renewable Energy and Automotive Applications. In Proceedings of the 2015 International Conference on Renewable Energy Research and Applications (ICRERA), Palermo, Italy, 22-25 November 2015.
29. Li, W.; Li, W.; He, X. Zero-voltage transition interleaved high step up converter with built-in transformer IEEE Trans. Power Electron. 2011, 4, 523-531.
30. Martinez, W.; Imaoka, J.; Yamamoto, M.; Umetani, K. A Novel High Step-Down Interleaved Converter with Coupled Inductor. In Proceedings of the 2015 IEEE International Telecommunications Energy Conference (INTELEC), Osaka, Japan, 18-22 October 2015.
© 2017 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (http:/ /creativecommons.org/licenses/by/4.0/).
