

Article

Leveraging Hybrid Filter for Improving Quasi-Type-1 Phase Locked Loop Targeting Fast Transient Response

Yunlu Li ¹, Junyou Yang ^{1,*}, Haixin Wang ¹, Weichun Ge ² and Yiming Ma ¹

¹ School of Electrical Engineering, Shenyang University of Technology, Shenyang 110870, China; liyunlu@sut.edu.cn (Y.L.); sutxny_whx@126.com (H.W.); lnmayiming@126.com (Y.M.)

² Liaoning Province Electric Power Company, Shenyang 110006, China; gwc@ln.sgcc.com.cn

* Correspondence: junyouyang@sut.edu.cn

Received: 4 September 2018; Accepted: 16 September 2018; Published: 17 September 2018



Abstract: In renewable energy generation applications, phase locked loop (PLL) is one of the most popular grid synchronization technique. The main objective of PLL is to rapidly and precisely extract phase and frequency especially when the grid voltage is under non-ideal conditions. This motivates the recent development of moving average filters (MAFs) based PLL in a quasi-type-1 system (i.e., QT1-PLL). Despite its success in certain applications, the transient response is still unsatisfactory, mainly due to the fact that the time delay caused by MAFs is still large. This has significantly limited the utilization of QT1-PLL, according to common grid codes such as German and Spanish grid codes. This challenge has been tackled in this paper. The basic idea is to develop a new hybrid filtering stage, consisting of adaptive notch filters (ANFs) and MAFs, arranged at the inner loop of QT1-PLL. Such an idea can greatly improve the transient response of QT1-PLL, owing to the fact that ANFs are utilized to remove the fundamental frequency negative voltage sequence (FFNS) component while other dominant harmonics can be removed by MAFs with a small time delay. By applying the proposed technique, the settling time is reduced to less than one cycle of grid frequency without any degradation in filtering capability. Moreover, the proposed PLL can be easily expanded to handle dc offset rejection. The effectiveness is validated by comprehensive experiments.

Keywords: synchronization; adaptive notch filter (ANF); phase-locked loop (PLL)

1. Introduction

With the development of renewable energy system, PLL is widely used in most of grid-connected power converter applications owing to its simple structure [1]. Synchronous-reference-frame based PLL (SRF-PLL) is a standard PLL in three-phase grid connected applications, as shown in Figure 1. Since the open-loop transfer function of its model has two poles at the origin, SRF-PLL can be treated as a type-2 PLL (a type-N system has N poles at origin). When grid voltages are unpolluted, SRF-PLL can provide zero phase-error under phase jump and frequency deviation [2,3]. However, its phase-tracking performance degrades under non-ideal grid conditions owing to the existence of disturbances voltage components such as FFNS component and harmonics [4]. This motivates the work [5] to integrate low-pass filters into SRF-PLL, together with moving average filter (MAF) or delay signal cancellation (DSC) operator, to attenuate disturbances. Despite its success in completely removing harmonics, it incurs significant degradation of the dynamic performance. This has significantly limited its applications due to the restriction of common grid codes such as German and Spanish grid codes [6,7].




Figure 1. Block schematic of SRF-PLL.

In recent years, many PLLs were developed to make improvements in phase tracking performance. Some type-2 PLLs, such as multiple complex-coefficient-filter-based PLL (MCCF-PLL) [8], dual second-order generalized integrator based PLL (DSOGI-PLL) [9] and multiple reference frame based PLL (MRF-PLL) [10], provide a higher bandwidth by using hybrid filtering but high order harmonics cannot be totally removed. Although some MAF and DSC based hybrid filtering stage can solve this problem, the time delay induced by MAF or DSC is large. In Reference [11], a differential MAF-PLL (DAMF-PLL) was proposed. Although the window length (T_ω) of its MAF is narrowed, the settling time is still over one cycle, which can hardly satisfy the requirements in some grid code [12,13]. Recently, a novel PLL structure with rapid transient response was proposed in Reference [14], which is named quasi-type-1 PLL (QT1-PLL). Some advanced PLLs also improve their dynamic performance by using QT1 structure. But the filtering capability of these existing quasi-type-1 structure based PLLs is still unsatisfactory. A brief literature review related to some advanced PLLs mentioned above is given in Section 2.

To tackle the above technical challenge, this paper develops a new hybrid filtering stage, consisting of adaptive notch filters (ANFs) and MAFs, arranged at the inner loop of QT1-PLL. Such an idea can reduce the settling time of QT1-PLL, because ANFs are employed to eliminate the FFNS while other dominant harmonics can be removed by MAFs with a narrowed window length. By using the proposed method, the convergence time is reduced to a short time within one grid period without any degradation in filtering capability. The propose method is motivated from [11]. Moreover, compared with author's other two papers [15,16], besides the main difference in filtering technique, this paper also studies the digital implementation of the proposed method in more detail. The computational burden is evaluated and the adaptive implementation of MAFs is also discussed. On the contrary, lacking this part of the discussion [15,16], it is difficult to implement in a practical embedded system. Our contribution is as follows.

- A novel hybrid filtering stage with narrowed T_ω of MAFs is proposed, which can remove dominant disturbances completely without degrading the dynamic performance.
- In conventional QT1-PLL, only phase margin (PM) is considered in design procedure [14]. In this paper, the settling times under two adverse grid conditions are directly taken into account in design guidelines. In addition, PM does not decrease yet.
- To validate the effectiveness of the proposed method, a comprehensive experimental study is performed which considers many cases such as phase and frequency change, voltage sag and harmonic polluted grid voltages. The results show that the transient behavior lasts for nearly one grid period. Compared with QT1-PLL, the settling time is reduced by nearly 40%, which makes it fulfill the stringent transient response requirement in most grid standard [6,7].
- As a byproduct, the proposed PLL can also handle dc offset by using two more ANFs. It is examined under dc offset injection condition. This advantage is confirmed by comparative experiments.

Literature review is presented in Section 2. The suggested hybrid filtering technique and PLL is introduced and analyzed in detailed in Section 3. The mathematical modeling of the proposed PLL is derived in Section 4. Section 4 also provides parameter design guidelines and evaluates the stability of

open-loop system. In Section 5, comparative experiments are implemented to validate performance of the proposed method.

2. Literature Review

To achieve a satisfactory performance under adverse conditions, many advanced PLLs were suggested recently. Almost all these PLLs evolved from SRF-PLL. According to control structure, a general classification of some typical advanced PLLs is depicted in Figure 2. All of these PLLs, except MAF-PLL and QT1-PLL, use hybrid filter based on low pass filter (LPF) or MAF.




Figure 2. A general classification of typical advanced PLLs.

To achieve a better performance, LPF-based hybrid filtering stage is employed in many advanced PLLs, such as MCCF-PLL [8], DSOGI-PLL [9] and MRF-PLL [10]. The hybrid filtering stage, which are usually arranged at the front of Park transformation, can be divided into two parts. One part is responsible for eliminating FFNS, which can be considered as a notch filter. Another, act as a LPF, is used to reject other dominant harmonics. Although the bandwidth of these PLLs open-loop system becomes higher, high order harmonics still remain owing to the usage of LPFs. MAFs and DSCs can be adopted to overcome this disadvantage. They can act as ideal filters to remove harmonic disturbance completely. Nevertheless, the transient behavior is slowed down by time delays of MAFs and DSCs [17]. MAF-based hybrid filtering technique is also developed in recent years. It makes MAF can fulfill disturbances rejection requirement with a narrowed T_ω . In Reference [11], DMAF-PLL is successful in reducing T_ω . However, a big deviation of frequency estimation occurs under a phase step change condition owing to the differential proportional component, which may bring about an unexpected tripping operation in some power generation applications [18,19].

Another approach to improve PLL's transient performance is to reduce the type of a PLL system. In Reference [20], a hybrid type-1/type-2 PLL with a so-called reconstructor unit was proposed. This PLL performs as a type-1 PLL under normal grid condition. When grid frequency is off-nominal, the reconstructor is activated to make the system behave as a type-2 system. Owing to this variable-structure, this hybrid type1/2 PLL provides a fast response. Motivated by [20], QT1-PLL was proposed in Reference [14]. The block scheme of QT1-PLL is depicted in Figure 3. Unlike type-2 PLL structure, QT1-PLL has a feed-forward control path. It makes QT1-PLL similar to type-1 PLL structure. However, from the control viewpoint, it is actually a type-2 system. Compared with MAF-PLL, it not only provides almost same filtering capability but also achieves less settling time under a frequency step change condition. Although the disturbance rejection capability is not better than that of MAF-PLL when grid frequency drifts, it can be simply solved by making the MAFs' window length adaptive adjust with grid frequency. To expand its application conditions, a hybrid filter based PLL named HPLL was proposed in Reference [21]. Its filtering stage consists of DSCs and MAFs. With the employment of DSCs, HPLL offers a dc-offset filtering capability for QT1-PLL. The disadvantage of QT1-PLL and HPLL is the large delay in MAFs and DSCs. It is a common defect

of many MAF/DSC based PLLs. In Reference [22], a novel-type-1 PLL (NT1-PLL) implemented in QT1-PLL structure is proposed. Its filtering stage act as same as that in MCCF-PLL. Although NT1-PLL provides a much better dynamic performance, the utilization of LPF makes its filtering stage unable to completely remove high order harmonics disturbance. Consequently, phase-error of NT1-PLL still exists under distorted grid conditions.

A performance comparison between some of typical PLLs mentioned above is listed in Table 1. As discussed above, the transient behaviors of most of type-2 PLLs and MAF/DSC based PLLs are slow. The quasi-type-1 structure shows its advantage in dynamic performance.

Table 1. Performance comparison between some typical PLLs.

Control Structure	Sub-Classification	Ideal Filtering Capability	Dynamic Response
Type-2 Structure	LPF-based PLLs	MCCF-PLL	Slow
		DSOGI-PLL	Slow
		MRF-PLL	Slow
		DDSRF-PLL	Slow
	MAF/DSC based PLLs	MAF-PLL	Slow
	DSC-based PLLs	Slow	
	DMAF-PLL	Average	
Quasi-Type-1 Structure	MAF based PLLs	Yes	Average
	LPF-based PLLs	No	Fast




Figure 3. Block scheme of QT1-PLL.

3. The Hybrid Filtering Stage and Proposed PLL

To reduce the settling time of PLLs as small as possible, a hybrid cascaded filtering stage is incorporated into QT1-PLL structure. The window length of MAFs is narrowed. The proposed PLL enhances the advantage of QT1-PLL in dynamic performance.

3.1. The Proposed PLL

The scheme of QT1-PLL structure is depicted in Figure 3. v_{abc} is three-phase grid voltage, $v_{d,q}$ is d,q-axis voltage of v_{abc} . \bar{v}_d and \bar{v}_q are dc components in v_d and v_q . ω_{ff} is the nominal frequency value of fundamental frequency positive voltage sequence (FFPS). $\Delta\omega$ denotes the deviation of input frequency from ω_{ff} . The estimated values of FFPS's frequency and phase is represented by $\hat{\omega}$ and $\hat{\theta}_1^+$.

In three-phase grid applications, unbalanced grid voltages can be decomposed into FFPS, FFNS and non-triplen odd harmonic sequences [22]. Since these dominant disturbances in $\alpha\beta$ -frame turn to be even harmonics in dq-frame after using Park transformation [23,24], frequency of the lowest order harmonic which is FFNS component turns to be -100 Hz. FFPS turns to be DC components. Thus, T_ω of MAF is selected to be half a cycle (0.01 s for 50 Hz grid) in QT1-PLL. Table 2 lists the dominant component in the most practical conditions [25]. Since these components represent grid voltage vectors, some of their signs are negative to represent that the negative sequence vectors rotate in counterclockwise direction.

Table 2. Dominant voltage disturbances of grid voltages.

Harmonic order	...	-11	-5	-1	+1	+7	+13	...
$\alpha\beta$ -frame (Hz)	...	-550	-250	-50	50	350	650	...
Harmonic order	...	-12	-6	-2	0	+6	+12	...
dq-frame (Hz)	...	-600	-300	-100	0	300	600	...

Figure 4 illustrates the block scheme of the proposed PLL. ANFs are embedded into QT1-PLL. All disturbances are filtered by the proposed hybrid filtering stage in dq-frame. ANFs are utilized to eliminate -100Hz FFNS. The rest of harmonics ($\pm 300\text{ Hz}$, $\pm 600\text{ Hz}$, etc.) are removed by MAFs. Since the lowest harmonic order turns to be ± 6 ($\pm 300\text{ Hz}$ components) rather than -2 (-100 Hz component) in QT1-PLL, T_ω of MAF is reduced to be 0.0033 s ($1/6$ grid cycle).




Figure 4. Block scheme of the proposed PLL.

3.2. Hybrid Cascaded Filtering Stage

As introduced above, the proposed filtering stage is composed of ANFs and MAFs. It can provide an ideal filtering capability and improve the dynamic performance. To achieve this goal, the parameters in the hybrid filtering stage needs to be properly designed in this part.

Since T_ω of MAFs is already set to be 0.0033 s as mentioned above, ANF is the only component to be designed, which is written as

$$\text{ANF}(s) = \frac{s^2 + (2\hat{\omega})^2}{s^2 + 2\hat{\omega}\zeta s + (2\hat{\omega})^2} \tag{1}$$

where ζ is the damping factor and $\hat{\omega}$ is the estimation of grid frequency. For a 50 Hz power system under normal condition, $\hat{\omega}$ equals to $2\pi 50\text{ rad/s}$. Figure 5 shows the bode plot of ANF part of filtering stage with different values of ζ . It is observed that FFNS (-100 Hz) component is eliminated and FFPS (0 Hz) remains without any change in magnitude or phase. ζ is determined by step response simulations of $\text{ANF}(s)$. The results are depicted in Figure 6. A trade-off is made between the transient response and peak deviation. Therefore, ζ is selected to be 0.7 . Since ANF is an adaptive filter and its notch frequency depends on the $\hat{\omega}$, the frequency adaptive structure of ANF is necessary and depicted in Figure 7.




Figure 5. Bode plot of ANF part in filtering stage. $\zeta = 0.5$ (dotted lines), 0.7 (dashed lines), 0.9 (solid lines).




Figure 6. Step response of ANF(s).




Figure 7. The adaptive structure of ANF.

As studied in many literature [26,27], the MAF can be expressed as

$$\text{MAF}(s) = \frac{1 - e^{-T_\omega s}}{T_\omega s} \tag{2}$$

Then, the proposed hybrid filtering stage can be expressed as

$$H(s) = \text{ANF}(s)\text{MAF}(s) = \frac{s^2 + (2\hat{\omega})^2}{s^2 + 2\hat{\omega}\xi s + (2\hat{\omega})^2} \frac{1 - e^{-T_\omega s}}{T_\omega s} \tag{3}$$

where $\xi = 0.7$ and $T_\omega = 0.0033$ s.

Figure 8 depicts the frequency characteristic of $H(s)$. Observing Figure 8, $H(s)$ has a unity gain and zero phase shift at 0 Hz. It means $H(s)$ has no impact on FFPS in dq-frame. $H(s)$ also provides zero gain at frequencies of the dominant disturbances (−100 Hz, ±300 Hz, ±600 Hz, etc.). The dominant disturbances listed in Table 2 can be totally removed by the proposed hybrid filtering stage.




Figure 8. Frequency response of the entire hybrid cascaded filtering stage.

3.3. Proposed Hybrid Filter with DC Offset Rejection Capability

In some cases, with DC injection from power converters or A/D conversion, DC offset may present at the input of PLL. If DC offset rejection is required and necessary in some applications, an ANF designed to remove DC offset can be included in the inner loop of the proposed method. The DC offset occurs as -50 Hz voltage sequence vector in dq-frame. Hence, the ANF used for DC offset removal is expressed as

$$ANF_{dc}(s) = \frac{s^2 + (\hat{\omega})^2}{s^2 + 2\hat{\omega}\xi s + (\hat{\omega})^2} \tag{4}$$

The whole hybrid filtering stage with ANF_{dc} can be written as

$$H_{dc}(s) = ANF(s)ANF_{dc}(s)MAF(s) = \frac{s^2 + (2\hat{\omega})^2}{s^2 + 2\hat{\omega}\xi s + (2\hat{\omega})^2} \frac{s^2 + (\hat{\omega})^2}{s^2 + 2\hat{\omega}\xi s + (\hat{\omega})^2} \frac{1 - e^{-T\omega s}}{T\omega s} \tag{5}$$

where ξ is also 0.7. The frequency response of $H_{dc}(s)$ is illustrated in Figure 9. It shows that $H_{dc}(s)$ can completely remove -50 Hz voltage sequence caused by dc offset and other disturbance components listed in Table 2.




Figure 9. Frequency response of $H_{dc}(s)$.

4. Small-Signal Modeling and Design Procedure

Based on a small-signal model, parameters design procedures are suggested in Section 4. The transient response under two abnormal conditions are the key factors concerned in the procedure. The stability analysis is also presented in this section.

4.1. Small-Signal Model

Since the filtering stage of QT1-PLL and the proposed PLL is the major difference, the model of the proposed method can be simply obtained from that of QT1-PLL (as shown in Figure 10) [14], by substituting $H(s)$ for MAF. The small-signal model of the proposed PLL is shown in Figure 11. $D(s)$ represents all disturbances. To be brief, the detailed derivation of the model is not presented. A simulation is implemented in Section 3 to assess the modeling accuracy.




Figure 10. Small-signal model of QT1-PLL.




Figure 11. Small-signal model of the proposed PLL.

4.2. Parameter Design Guidelines

As already mentioned above, the parameters in the proposed hybrid filter, T_ω and ζ are already selected to be 0.0033 s and 0.7, respectively. Therefore, only k is left to be designed.

Applying block diagram algebra to Figure 11, a simplified small-signal model is achieved in Figure 12, which is a typical close-loop system. Its open-loop transfer function is

$$G_{ol}(s) = \frac{\hat{\theta}_1^+(s)}{\theta_1^+(s) - \hat{\theta}_1^+(s)} = \left(\frac{ANF(s)MAF(s)}{1 - ANF(s)MAF(s)} \right) \left(\frac{s+k}{s} \right) \tag{6}$$

The phase tracking error transfer function is

$$G_e(s) = \frac{\theta_e(s)}{\theta_1^+(s)} = \frac{\theta_1^+(s) - \hat{\theta}_1^+(s)}{\theta_1^+(s)} = \frac{1}{1 + G_{ol}(s)} \tag{7}$$

where $\theta_e(s)$ represents phase error. In response to a phase jump ($\Delta\theta$), phase-error can be expressed in s-domain as

$$\Theta_e^{\Delta\theta}(s) = \frac{\Delta\theta}{s} G_e(s) \tag{8}$$

In response to a frequency jump ($\Delta\omega$), phase-error is

$$\Theta_e^{\Delta\omega}(s) = \frac{\Delta\omega}{s^2} G_e(s) \tag{9}$$

To provide a rapid transient response under both phase and frequency jump conditions, the settling time is examined by applying inverse Laplace transform to phase-error. As a function of k , the

variations of 2% settling time for phase jump (solid line) and frequency jump (dashed line) are depicted in Figure 13. It is obvious that choosing k to be 150 is an optimal value considering both conditions.




Figure 12. The simplified model of the proposed structure.




Figure 13. 2% settling time as a function of k .

Since all the parameters are given, the open-loop bode diagram is depicted in Figure 14. PM of the proposed PLL and QT1-PLL is 45.3 degree and 44.8 degree, respectively. It is enough to ensure their stability. Compared with QT1-PLL, the crossover frequency of the suggested PLL is bigger. It also illustrates that all dominant disturbance components listed in Table 2 can be eliminated, completely.




Figure 14. Bode plot of open-loop transfer function in proposed PLL and QT1-PLL.

When dc offset exists in grid voltages and is required to be eliminated in some applications, $H_{dc}(s)$ is recommended for this task, which is proposed in the previous section. The design procedure is similar to the design guidelines mentioned above. For the sake of brevity, it is not presented here. According to Figure 15, k can be chosen to be 76.5. The corresponding open-loop bode diagram is depicted in Figure 16. DC component (50 Hz component in dq-frame) is removed by the proposed

method. The phase margin is 31 degrees at 32.5 Hz, which illustrates that the system is stable. Compared with QT1-PLL, the bandwidth is bigger.




Figure 15. 2% settling time of the proposed PLL (with dc rejection capability) under phase and frequency jump.




Figure 16. Open-loop bode plot of the proposed PLL and QT1-PLL (with dc rejection capability).

4.3. Assessment of Small-Signal Model

To assess the accuracy of the small-signal model, a simulation is carried out under phase jump ($+40^\circ$) and frequency step change ($+5$ Hz) simulations. As depicted in Figure 17, the model can precisely predict the transient response of the proposed PLL. For brevity, the assessment of the proposed method with DC rejection capability is not presented.

MAFs used in QT1-PLL, DMAF-PLL are also adaptive in this paper. The detailed linear interpolation method and frequency MAF implementation can be found in References [20,28].

Figure 19 illustrates the discretization effect of the proposed PLL in simulation. The sample time used in discretization is 10 kHz. As depicted in Figure 19, the dynamic behaviors in continuous domain and discrete domain are almost same.




Figure 19. The discretization effect of the proposed PLL.

5. Experimental Results

To validate performance, experimental results are provided and analyzed here. The proposed PLL is realized in a digital signal processor. The sampling frequency is 10 kHz. A programmable arbitrary waveform generator, which is built by PC and acquisition board, is utilized to obtain 50 Hz three-phase voltages signals. DSP board exports the estimated frequency and phase-error through DA conversion circuit. All waveforms are captured by oscilloscope. Figure 20 shows the experimental setup.




Figure 20. Experimental setup.

For comparison, several advanced PLLs are also implemented in the experiments. QT1-PLL [14] and Novel Type-1 PLL (NT1-PLL) [22] are carried out since they both have quasi-type-1 structure. DMAF-PLL [11], MCCF-PLL_{PID} [29], MCCF-PLL_{PI} [8] are implemented since their filtering stages are also hybrid. These PLLs were proposed in recent three years. Their parameters used in experiment can be found in the literature mentioned above.

5.1. Phase Jump

All PLLs are examined under a $+40^\circ$ phase jump voltages condition. Observing the waveforms in Figure 21, the settling time of the proposed PLL is shortest. Its 2% settling time is about 0.9 grid

period. NT1-PLL and DMAF-PLL also provide satisfactory dynamic performance. However, an over 30 Hz overshoot occurs in the estimated frequency of DMAF-PLL. It may violate some restriction in some grid standard [30]. Unexpected tripping operation may be triggered [31]. The settling time of other three PLLs is almost 35 ms. According to the requirement in transient response mentioned in many grid standard [6,7,12,13], the estimation of voltage parameters need to be finished within 25 ms. Hence, QT1-PLL, MCCF-PLL_{PID}, MCCF-PLL_{PI} are not eligible under such condition.




Figure 21. Experimental waveforms under a +40° phase jump: (a) Three-phase voltages; (b,c) Estimated frequency; (d,e) Phase error.

5.2. Frequency Step Change

Figure 22 illustrates the waveforms under a frequency step change grid condition. As shown, the proposed PLL and NT1-PLL track the grid frequency in 14 ms and 17 ms, respectively. Furthermore, within 15 ms, the phase-error of the suggested PLL converges to zero. The frequency tracking transient response of QT1-PLL and DMAF-PLL are also acceptable. But, the settling time of MCCF-PLL_{PID}, MCCF-PLL_{PI} is over 30 ms, which cannot meet the requirement of the grid code. On the other hand, DMAF-PLL, MCCF-PLL_{PID}, MCCF-PLL_{PI} have over +1.5 Hz peak frequency deviation. On the contrary, other three PLLs have no frequency overshoot.




Figure 22. Cont.




Figure 22. Experimental waveforms under a +5 Hz frequency step change: (a) Three-phase voltages; (b,c) Estimated frequency; (d,e) Phase error.

5.3. Frequency Ramp Change

To evaluate the effectiveness during frequency ramp change, voltage frequency is increased from 50 Hz to 55 Hz in 50 ms. The ramp rising rate is +100 Hz/s. As depicted in Figure 23, during the transient behavior, the suggested PLL has minimum phase-tracking error of 0.7° . The phase-error of NT1-PLL is 0.8° , which is also a small error. Compared with these two PLLs, the phase-errors of other PLLs are relatively large.




Figure 23. Experimental waveforms under a +100 Hz/s frequency ramp change: (a) Three-phase voltages; (b,c) Estimated frequency; (d,e) Phase error.

5.4. Voltage Sag

A test case when three-phase voltages undergo a voltage sag is also carried out. The waveforms are shown in Figure 24. Owing to the utilization of arc tangent operation, the output of PLL cannot be influenced by voltage amplitude. Hence, the performance of the proposed PLL, NT1-PLL and QT1-PLL are not deteriorated. Similar to the result under phase jump condition, DMAF-PLL also has undesired +13 Hz overshoot in estimated frequency under voltage sag condition.




Figure 24. Experimental waveforms under a 0.5 p.u. voltage sag: (a) Three-phase voltages; (b,c) Estimated frequency; (d,e) Phase error.

5.5. Distorted Grid Voltages

To examine the filtering capability, an experiment under distorted grid voltage condition is implemented. To validate the filtering capability under different grid frequency, the grid voltage undergoes a +5 Hz frequency jump. Table 4 lists the parameters of grid voltages. The experimental waveforms are depicted in Figure 25.

Table 4. Distorted grid voltage components.

Voltage Sequences (in $\alpha\beta$ -Frame)	Amplitude (p.u.)
FFPS (+50 Hz)	1
FFNS (−50 Hz)	0.1
−5th voltage sequence (−250 Hz)	0.1
+7th voltage sequence (+350 Hz)	0.05
−11th voltage sequence (−550 Hz)	0.05
+13th voltage sequence (+650 Hz)	0.05




Figure 25. Cont.




Figure 25. Experimental waveforms under distorted voltage condition with a +5 Hz frequency jump: (a) Three-phase voltages; (b,c) Estimated frequency; (d,e) Phase error.

With the help of adaptive MAF and ANF, the oscillations under 50 Hz and 55 Hz are totally eliminated in the proposed PLL. The steady-state phase-errors of DMAF-PLL and QT1-PLL are also zero under both grid frequency conditions. On the contrary, for the case of NT1-PLL, 0.4 Hz and 1 oscillations error occur. MCCF-PLL_{PID}, MCCF-PLL_{PI} also have the same trouble. The oscillations in phase-error of MCCF-PLL_{PID}, MCCF-PLL_{PI} are 0.7 and 0.2.

5.6. Voltages with DC Offset

To validate the dc rejection capability when grid voltages are polluted by dc offset, 0.2 p.u., 0.1 p.u. and -0.2 p.u. DC components are suddenly injected to the phases A, B and C, respectively. Since NT1-PLL, MCCF-PLL_{PID} and MCCF-PLL_{PI} did not consider DC offset in their design procedure, only DMAF-PLL and QT1-PLL are implemented for comparison. The DC elimination structure and corresponding parameters of DMAF-PLL can be found in Reference [11]. To eliminate the DC component, T_ω of MAF and k used in QT1-PLL are selected to be 0.02 s and 50 in Reference [21], respectively.

Figure 26 shows the performance of DMAF-PLL, QT1-PLL and the proposed PLL. When DC offsets are suddenly injected into grid voltages, tracking errors occur in both estimated frequency and phase error. According to existing grid code [6,7,12,13], 0.2 Hz frequency deviation is selected as the criterion to define settling time. Compared with other two PLLs, the proposed PLL has a shorter settling time when DC offsets are suddenly injected into grid voltage.




Figure 26. Experimental waveforms under a dc offset injection condition: (a) Three-phase voltages; (b) Estimated frequency; (c) Phase error.

5.7. Summary

Table 5 lists all the experimental results. A comprehensive assessment from different perspective is given in this section.

Table 5. Summary of results.

Advanced PLL	MCCF-PLL _{PID}	MCCF-PLL _{PI}	QT1-PLL	DMAF-PLL	NT1-PLL	Proposed PLL
Phase jump (+40°)	-	-	-	-	-	-
Settling time (2%)	≈1.81 cycles	≈2.5 cycles	≈1.5 cycles	≈1.25 cycles	≈1.1 cycles	≈ 0.92 cycles
Peak phase-error	11.4° (28.5%)	18.74° (46.8%)	12.2° (30.6%)	11.5° (28.8%)	13.2° (33%)	14.8° (37%)
Peak frequency deviation	16.1 Hz	14.2 Hz	8.9 Hz	33.8 Hz	11.5 Hz	13.1 Hz
Frequency jump (+5 Hz)	-	-	-	-	-	-
Settling time of estimated frequency (2%)	≈1.74 cycles	≈2.6 cycles	≈1.6 cycles	≈1.3 cycles	≈0.85 cycles	≈ 0.7 cycles
Peak phase-error	7.9°	12.4°	7.6°	6.1°	4.5°	4.1°
Peak frequency deviation	1.6 Hz (32%)	2.5 Hz (50%)	0 Hz (0%)	1.6 Hz (32%)	0 Hz (0%)	0 Hz (0%)
Frequency ramp change (+100 Hz/s)	-	-	-	-	-	-
Phase-error	2.3°	3.8°	1.9°	1.4°	0.8°	0.7°
Voltage sag (0.5 p.u.)	-	-	-	-	-	-
Settling time of phase-error (1°)	≈2.7 cycles	≈3.3 cycles	0 cycle	≈2 cycles	0 cycle	0 cycle
Peak phase-error	9.2°	8.2°	0°	-12.7°	0°	0°
Peak frequency deviation	-4.4 Hz	-3.1 Hz	0 Hz	13.5 Hz	0 Hz	0 Hz
Distorted grid voltage	-	-	-	-	-	-
Peak-to-peak phase-error	0.7°	0.2°	0°	0°	1°	0°
Peak-to-peak frequency error	4.5 Hz	1.1 Hz	0 Hz	0 Hz	0.4 Hz	0 Hz
DC offset injection	-	-	-	-	-	-
0.2 Hz settling time of estimated frequency	-	-	≈1.7 cycles	≈2.5 cycles	-	≈ 1.2 cycles
Phase margin	55.4°	39.3°	45°	43°	69.9°	45.3°

With a smaller T_{ω} in the hybrid filter, the transient response of the proposed PLL is satisfactory. It provides fastest transient response in every test cases. Its filtering stage can eliminate disturbances completely. The dynamic behavior is not affected by voltage sag. In addition, its peak frequency deviation under +40° phase jump is also small.

NT1-PLL also provides a fast transient response. Voltage sag also cannot degrade its phase tracking performance. However, a major drawback is that it cannot completely eliminate disturbance. The peak-to-peak phase error of NT1-PLL is biggest. Another imperfection is that NT1-PLL in Reference [22] did not consider DC offset injection condition.

Compared with the proposed PLL and NT1-PLL, the transient behavior of DMAF-PLL is longer. Moreover, its frequency deviation during phase jump is large, which is a real risk to be considered in practical application. This undesired behavior may arise from its differential operation.

The peak deviation of QT1-PLL is the smallest. As same as the proposed PLL and NT1-PLL, its performance has no impact of voltage sag. But, the dynamic behavior is comparatively slow. MCCF-PLL_{PID} and MCCF-PLL_{PI} cannot provide satisfactory performance in dynamic behavior and filtering capability, which is not suitable for grid-connected applications.

6. Conclusions

A new PLL leveraging the hybrid cascaded filtering is proposed in this paper. Through incorporating well-designed notch filters into the filtering stage of QT1-PLL in cascaded way, the window length of MAF is reduced and the dynamic performance is significantly improved. Theoretical analysis and bode diagram demonstrates that new PLL provides a much better dynamic performance and filtering capability, while the stability margin is still sufficient. Moreover, it is insensitive to the change of voltage amplitude. The experimental comparisons with the state-of-the-art advanced PLL designs clearly confirm its effectiveness.

Author Contributions: The original ideal was provided by Y.L. Some theoretical analysis was given by J.Y. and W.G. Experiments were implemented by H.W. and Y.M. The manuscript was completed by Y.L.

Funding: This research was funded by Application Technology Research and Engineering Demonstration Program of National Energy of China grant number [NY20150303].

Acknowledgments: The fund of Application Technology Research and Engineering Demonstration Program of National Energy of China (NY20150303) supports this work.

Conflicts of Interest: The authors declare no conflicts of interest.

References

1. Golestan, S.; Guerrero, J.M.; Vidal, A.; Yepes, A.G.; Doval-Gandoy, J.; Freijedo, F.D. Small-signal modeling, stability analysis and design optimization of single-phase delay-based pll. *IEEE Trans. Power Electr.* **2016**, *31*, 3517–3527. [[CrossRef](#)]
2. Kulkarni, A.; John, V. Analysis of bandwidth-unit vector distortion trade off in PLL during abnormal grid conditions. *IEEE Trans. Ind. Electron.* **2013**, *60*, 5820–5829. [[CrossRef](#)]
3. Batista, Y.N.; de Souza, H.E.P.; Neves, F.A.S.; Dias Filho, R.F.; Bradaschia, F. Variable-structure generalized delayed signal cancellation pll to improve convergence time. *IEEE Trans. Ind. Electr.* **2015**, *62*, 7146–7150. [[CrossRef](#)]
4. Eodorescu, R.; Liserre, M.; Rodríguez, P. Grid Synchronization in Three-Phase Power Converters. *Grid Convert. Photovolt. Wind Power Syst.* **2010**, 169–204. [[CrossRef](#)]
5. Han, Y.; Xu, L.; Khan, M.M.; Yao, G.; Zhou, L.-D.; Chen, C. A novel synchronization scheme for grid-connected converters by using adaptive linear optimal filter based pll (alof-pll). *Simul. Model. Pract. Theory* **2009**, *17*, 1299–1345. [[CrossRef](#)]
6. E. On Netz Gmbh. *Grid Code-High and Extra High Voltage*; E. On Netz Gmbh: Bayreuth, Germany, 2006. Available online: http://www.pvupscale.org/IMG/pdf/D4_2_DE_annex_A-3_EON_HV_grid_connection_requirements_ENENARHS2006de.pdf (accessed on 16 April 2018).
7. De Espana, R.E. *PO-12.3. Requisitos de Respuesta Frente a Huecos de Tension de las Instalaciones Eolicas*; Comisión Nacional de Energía: Madrid, Spain, 2006.
8. Guo, X.; Wu, W.; Chen, Z. Multiple-complex coefficient-filter-based phase-locked loop and synchronization technique for three-phase grid-interfaced converters in distributed utility networks. *IEEE Trans. Ind. Electron.* **2011**, *58*, 1194–1204. [[CrossRef](#)]
9. Rodriguez, P.; Timbus, A.V.; Teodorescu, R.; Liserre, M.; Blaabjerg, F. Flexible Active Power Control of Distributed Power Generation Systems During Grid Faults. *IEEE Trans. Ind. Electr.* **2007**, *54*, 2583–2592. [[CrossRef](#)]
10. Xiao, P.; Corzine, K.; Venayagamoorthy, G. Multiple reference frame-based control of three-phase PWM boost rectifiers under unbalanced and distorted input conditions. *IEEE Trans. Power Electron.* **2008**, *23*, 2006–2017. [[CrossRef](#)]
11. Wang, J.; Liang, J.; Gao, F.; Zhang, L.; Wang, Z. A method to improve the dynamic performance of moving average filter-based pll. *IEEE Trans. Power Electr.* **2015**, *30*, 5978–5990. [[CrossRef](#)]
12. IEEE Std. *IEEE Standard for Interconnecting Distributed Resources with Electric Power Systems*; IEEE: New York, NY, USA, 2003. [[CrossRef](#)]
13. *The Grid Code: Revision 31*; National Grid Electricity Transmission: Warwick, UK, 2008.
14. Golestan, S.; Freijedo, F.D.; Vidal, A.; Guerrero, J.M.; Doval-Gandoy, J. A quasi-type-1 phase-locked loop structure. *IEEE Trans. Power Electr.* **2014**, *29*, 6264–6270. [[CrossRef](#)]
15. Li, Y.; Wang, D.; Han, W.; Tan, S.; Guo, X. Performance improvement of quasi-type-1 pll by using a complex notch filter. *IEEE Access* **2016**, *4*, 6272–6282. [[CrossRef](#)]
16. Li, Y.; Wang, D.; Han, W.; Sun, Z.; Yuan, T. A hybrid filtering stage based quasi-type-1 pll under distorted grid conditions. *J. Power Electron.* **2017**, *17*, 704–715. [[CrossRef](#)]
17. Golestan, S.; Freijedo, F.D.; Vidal, A.; Yepes, A.G.; Guerrero, J.M.; Doval-Gandoy, J. An efficient implementation of generalized delayed signal cancellation pll. *IEEE Trans. Power Electr.* **2016**, *31*, 1085–1094. [[CrossRef](#)]

18. Hadjidemetriou, L.; Kyriakides, E.; Blaabjerg, F. An adaptive tuning mechanism for phase-locked loop algorithms for faster time performance of interconnected renewable energy sources. *IEEE Trans. Ind. Appl.* **2015**, *51*, 1792–1804. [[CrossRef](#)]
19. Hadjidemetriou, L.; Kyriakides, E.; Blaabjerg, F. A robust synchronization to enhance the power quality of renewable energy systems. *IEEE Trans. Ind. Electr.* **2015**, *62*, 4858–4868. [[CrossRef](#)]
20. Wang, L.; Jiang, Q.; Hong, L. A novel three-phase software phase-locked loop based on frequency-locked loop and initial phase angle detection phase-locked loop. In Proceedings of the IECON 2012—38th Annual Conference on IEEE Industrial Electronics Society, Montreal, QC, Canada, 25–28 October 2012. [[CrossRef](#)]
21. Golestan, S.; Guerrero, J.M.; Abusorrah, A.M.; Al-Turki, Y. Hybrid synchronous/stationary reference-frame-filtering-based pll. *IEEE Trans. Ind. Electr.* **2015**, *62*, 5018–5022. [[CrossRef](#)]
22. Kanjiya, P.; Khadkikar, V.; Moursi, M.S.E. A novel type-1 frequency-locked loop for fast detection of frequency and phase with improved stability margins. *IEEE Trans. Power Electr.* **2016**, *31*, 2550–2561. [[CrossRef](#)]
23. Gonzalez-Espin, F.; Figueres, E.; Garcera, G. An adaptive synchronous-reference-frame phase-locked loop for power quality improvement in a polluted utility grid. *IEEE Trans. Ind. Electron.* **2012**, *59*, 2718–2731. [[CrossRef](#)]
24. Golestan, S.; Monfared, M.; Freijedo, F.; Guerrero, J. Advanced and challenges of a type-3 PLL. *IEEE Trans. Power Electron.* **2013**, *28*, 4985–4997. [[CrossRef](#)]
25. Golestan, S.; Monfared, M.; Freijedo, F. Design-oriented study of advanced synchronous reference frame phase-locked loops. *IEEE Trans. Power Electron.* **2013**, *28*, 765–778. [[CrossRef](#)]
26. Golestan, S.; Guerrero, J.; Abusorrah, A. MAF-PLL with phase-lead compensator. *IEEE Trans. Ind. Electron.* **2015**, *62*, 3691–3695. [[CrossRef](#)]
27. Golestan, S.; Guerrero, J.M.; Vidal, A.; Yepes, A.G.; Doval-Gandoy, J. Pll with maf-based prefiltering stage: Small-signal modeling and performance enhancement. *IEEE Trans. Power Electr.* **2016**, *31*, 4013–4019. [[CrossRef](#)]
28. Golestan, S.; Ramezani, M.; Guerrero, J.M.; Freijedo, F.D.; Monfared, M. Moving average filter based phase-locked loops: Performance analysis and design guidelines. *IEEE Trans. Power Electr.* **2014**, *29*, 2750–2763. [[CrossRef](#)]
29. Golestan, S.; Monfared, M.; Freijedo, F.; Guerrero, J. Performance improvement of a prefiltered synchronous-reference-frame pll by using a PID-type loop filter. *IEEE Trans. Power Electron.* **2014**, *61*, 3469–3479. [[CrossRef](#)]
30. Tsili, M.; Papathanassiou, S. A review of grid code technical requirements for wind farms. *IET Renew. Power Gener.* **2009**, *3*, 308. [[CrossRef](#)]
31. Luna, A.; Rocabert, J.; Candela, J.; Hermoso, J.; Teodorescu, R.; Blaabjerg, F.; Rodriguez, P. Grid voltage synchronization for distributed generation systems under grid faults conditions. *IEEE Trans. Ind. Appl.* **2015**, *51*, 3414–3425. [[CrossRef](#)]

