

Article

An Accurate Switching Transient Analytical Model for GaN HEMT under the Influence of Nonlinear Parameters

Dong Yan , Lijun Hang *, Yuanbin He , Zhen He and Pingliang Zeng

College of Automation, Hangzhou Dianzi University, Hangzhou 310018, China; ayyzyd@163.com (D.Y.); yuanbinhe@hdu.edu.cn (Y.H.); hezhen_hz@hdu.edu.cn (Z.H.); plzeng@hotmail.com (P.Z.)

* Correspondence: ljhang@hdu.edu.cn

Abstract: The Gallium Nitride high electron mobility transistor (GaN HEMT) has been considered as a potential power semiconductor device for high switching speed and high power density application since its commercialization. Compared with the traditional Si transistors, GaN HEMT has faster switching speed and lower on-off loss. As a result, it is more sensitive to the nonlinear parameters due to the fast switching speed. The subsequent voltage and current overshooting will affect the efficiency and safety of the GaN HEMT and power electronic systems. In this paper, an accurate switching transient analytical model for GaN HEMT is proposed, which considers the effects of parasitic inductances, nonlinear junction capacitances and nonlinear transconductance. The model characteristic of turn-ON process and turn-OFF process is illustrated in detail, and the equivalent circuits are derived for each switching transition. The accuracy of the proposed model can be verified by comparing the predicted switching waveform and switching loss with that of the experimental results based on the double pulse test (DPT) circuit. Compared with the conventional model, the proposed model is more accurate and matches better with the experimental results than the conventional model. Finally, this model can be used for analyzing the influences of gate resistance, nonlinear junction capacitances, and parasitic inductances on switching transient waveform and refining calculation switching loss.



Citation: Yan, D.; Hang, L.; He, Y.; He, Z.; Zeng, P. An Accurate Switching Transient Analytical Model for GaN HEMT under the Influence of Nonlinear Parameters. *Energies* **2022**, *15*, 2966. <https://doi.org/10.3390/en15082966>

Academic Editor: Denis N. Sidorov

Received: 2 March 2022

Accepted: 14 April 2022

Published: 18 April 2022

Publisher's Note: MDPI stays neutral with regard to jurisdictional claims in published maps and institutional affiliations.



Copyright: © 2022 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (<https://creativecommons.org/licenses/by/4.0/>).

Keywords: GaN HEMT; switching transient analytical model; parasitic inductance; nonlinear junction capacitance; nonlinear transconductance; double pulse test

1. Introduction

GALLIUM NITRIDE (GaN) is a typical representative of the third generation wide band gap semiconductor materials and has a broad application prospect. In recent years, Gallium Nitride high electron mobility transistor (GaN HEMT) has been successfully applied to high frequency and high power density converters [1]. GaN HEMT can not only attain small conduction resistance, but also push the switching frequency to several megahertz when comparing with the state-of-the-art Si MOSFETs. Nevertheless, high frequency switching transient still brings some extra problems, such as voltage and current overshooting, and even instability. As a result, it is more sensitive to the nonlinear parameters because of high dv/dt and di/dt . Meanwhile, the subsequent switching process ringing will affect the efficiency and reliability of the GaN HEMT devices and power electronic systems [2]. In order to fully utilize the GaN HEMT, it is necessary to analyze the parameters' effects upon switching loss and the switching transient characteristic.

Generally, the switching transient of devices can be analyzed by experimental testing [3] or software simulation method [4]. However, these methods cannot give a definitive or analytical explanation of the influence mechanism of the nonlinear parameters in devices. Therefore, an accurate switching transient analytical model for estimating the switching loss and influence of nonlinear parameters is necessary.

The popular switching transient analytical model is the piecewise linear model [5]. However, the nonlinear parameters are not taken into account so that the calculated results

do not agree with the experimental results very well, especially in high frequency applications, since the switching transient and switching loss are not well evaluated. In study [6], a second-order analytical model is proposed. More comprehensive analytical models of Si MOSFETs are presented in [7–9]. These models consider the parasitic inductances and the nonlinear junction capacitances properly. On this basis, the authors of [10] apply the analysis model to develop the SiC MOSFET model, whereas, in some of the derivation, the parameter setting is idealistic. The nonlinear parameters' modeling results in [11] is too complex due to the numerical method or iterative calculations. In studies [12–14], the impact of nonlinear capacitance and nonlinear transconductance in SiC MOSFET is discussed, and a semi-physical semi-behavioral analytical model for switching transient of SiC MOSFET power module is proposed. However, these models are still not suitable for GaN HEMT devices, because GaN HEMT have no reverse recovery characteristics, and have smaller charge capacitance and parasitic inductance in contrast to Si MOSFET and SiC MOSFET [15].

In study [16], a switching loss model for GaN HEMT is proposed. The model considers the nonlinear junction capacitances as piecewise linear structure, so it still cannot precisely represent the nonlinear characteristics. In studies [17–19], the adopted interpolation method is used to fit nonlinear junction capacitances of GaN HEMT. However, this method has no specific mathematical expression and the results are too complex. In study [20], the package and PCB parasitic inductances, as well as the nonlinear capacitances are considered in the GaN HEMT model, but this model only includes the turn-ON process without switching loss calculation and parameter analysis. Some analytical models are proposed for cascode GaN HEMT [21,22]. These models cannot be directly applied to the GaN HEMT because of the different structure. Therefore, a more accurate switching transient analytical model for GaN HEMT is needed to explain the influence of nonlinear parameters and calculate the loss accurately. The main contributions of this paper are:

- (1) An accurate model for nonlinear junction capacitances of GaN HEMT is given and an extraction method for nonlinear transconductance is proposed. The proposed approximation method for capacitances and transconductance have better performance than conventional approaches.
- (2) An accurately switching transient analytical model for GaN HEMT considering the influence of nonlinear parameters is proposed in this paper. The analytical derivation of turn-ON process and turn-OFF process is illustrated in detail, and the equivalent circuits are derived for each switching transition. The accuracy of the proposed model is verified by DPT circuit. Experiment results verify that the proposed model is more precise compared with the traditional model. The experimental results show that the maximum relative error of the switching loss can be kept within 10% by the proposed model.
- (3) The effects of gate resistance, gate source capacitance, gate drain capacitance, drain source capacitance, and parasitic inductances on switching characteristic and switching losses are systematically investigated based on the proposed model.

2. Novel Analytical Model of GaN HEMT Device

In order to test and evaluate the switching characteristics of GaN HEMT, a double pulse test (DPT) circuit with inductive load can be adopted as illustrated in Figure 1, where Q and Q_H represent the lower switch and upper GaN HEMT device of the half bridge. In this paper, the GaN HEMT device of GS61004B produced by GaN systems company will be illustrated as an example. C_{gs} , C_{gd} , and C_{ds} represent the capacitors of gate source, gate drain, and drain source, respectively. To simplify the circuit analysis, the parasitic inductance and package stray inductance are accounted into L_d , L_s , L_g . L_{loop} lumps all of the parasitic inductances and package stray inductances along the power loop. The GaN HEMT device does not contain a p-n diode, but the way they conduct in the reverse direction is similar to diodes because this channel is formed by turning on the two-dimensional electron gas (2DEG) in the device.




Figure 1. Circuit schematic of double pulse test bench.

In Figure 1, it is very important to determine the parasitic inductances and nonlinear parameters to obtain an accurate switching transient analytical model. Generally, the parasitic inductances can be acquired by Maxwell 3-D software and the nonlinear parameters can be obtained by the modeling method, such as the input capacitance $C_{iss} = C_{gs} + C_{gd}$, the output capacitance $C_{oss} = C_{ds} + C_{gd}$, and the reverse capacitance $C_{rss} = C_{gd}$. C_{iss} and C_{rss} can be fitted by simple piecewise linear equation due to their low degree of nonlinearity. However, C_{oss} is a parameter that changes dramatically with the variation of v_{ds} at low voltage level, which is with high degree of nonlinearity, and is more difficult to be accurately modeled by the above methods. A nonlinear function $\tanh(x)$ will be introduced to represent C_{oss} in this paper, as shown in Equation (1). This function can be used to approximate the C_{oss} during switching process.

$$\tanh(x) = \frac{e^x - e^{-x}}{e^x + e^{-x}} \quad (1)$$

Based on $\tanh(x)$, a nonlinear function shown in Equation (2) is proposed to fitting the nonlinear characteristic of the C_{oss} of GS61004B, which can model different changing rate of C_{oss} when v_{ds} began to change in low voltage.

$$C_{oss} = C_{omax}(1 + v_{ds}(1 + k_1(1 + \tanh(k_2 \cdot v_{ds} + k_3))))^{k_4} \quad (2)$$

where C_{omax} , k_1 , k_2 , k_3 , and k_4 are the fitting parameters and are given in Table 1. This method has more accuracy modeling results. The modeling results C_{oss} of GaN HEMT is verified in Figure 2a, and it can be concluded that the maximum error between the fitted data and extracted data from the datasheet is less than 3%. Furthermore, this model can also be applied to other different types of devices by adjusting the parameters.




Figure 2. Modeling results and datasheet: (a) Nonlinear capacitances; (b) Transfer characteristic curves.

Transconductance g_{fs} describes the dynamic behavioral feature of i_{ch} when v_{gs} changes. Using a single value of transconductance has a large opportunity to cause great errors. In this paper, the slope of the tangent line in the transfer characteristic curve is used to approximate the transconductance at the corresponding operation point. Thus, the equation of g_{fs} can be expressed as Equation (3).

$$\begin{cases} g_{fs} = 0 & v_{gs} < V_{th} \\ g_{fs} = \frac{di_{ch}}{dv_{gs}} = k_5(v_{gs} - V_{th})^{k_6-1} & v_{gs} \geq V_{th} \end{cases} \quad (3)$$

where k_5 and k_6 are the fitting parameters which are given in Table 1 as well. V_{th} is the threshold voltage of gate to source for the device. Figure 2b shows the curve of i_{ch} versus v_{gs} . It is obvious that the modeling result makes an accurate estimation based on the proposed model.

Table 1. Fitting parameters.

Symbol	Value
C_{omax}	311 pF
k_1	−0.456
k_2	−0.51
k_3	9.5
k_4	−0.256
k_5	30
k_6	0.75

3. Transient Characteristic Analysis of Turn-On Process Based on the Proposed Model

A typical waveform during turn-ON process of the GaN HEMT half bridge is shown in Figure 3. There are four stages during the switching process and each stage has different features according to the change of the circuit structure. At each stage, the equations can be obtained from the corresponding equivalent circuit which is illustrated in Figure 4. By solving the equations, we can obtain five variables, namely, the gate current i_g , the gate source voltage v_{gs} , the drain current i_d , the drain source voltage v_{ds} , and the drain source voltage v_{ds_H} . The nonlinear junction capacitance and nonlinear transconductance modeling results proposed in Section 2 will be applied to the turn-ON process in the

following analysis. Thus, the analytical model of each variable during turn-ON process can be derived. Furthermore, the switching loss during the turn-ON process can be obtained.




Figure 3. Typical waveforms during turn-ON process.




Figure 4. Equivalent circuits for different stages during turn-ON period: (a) Stage I; (b) Stage II; (c) Stage III; (d) Stage IV.

3.1. Stage I (t_0 – t_1): Turn-On Delay Period

As shown in Figure 3, at time t_0 , the gate drive voltage V_g is applied. In this stage, the gate current charges the capacitance C_{gs} which causes v_{gs} to rise. The equivalent circuit of this stage is shown in Figure 4a. According to the equivalent circuit, the following equations can be obtained:

$$V_g = (L_g + L_s) \frac{di_g}{dt} + R_g i_g + v_{gs} \quad (4)$$

$$i_g = C_{gs} \frac{dv_{gs}}{dt} \quad (5)$$

This stage ends at time t_1 when v_{gs} reaches the threshold voltage V_{th} . During this stage, Q is still OFF, the drain source voltage v_{ds} , and the drain current i_d are constant, so there is no switching loss.

3.2. Stage II (t_1 – t_2): Current Rise Period

As shown in Figure 3, at time t_1 , v_{gs} reaches the threshold voltage V_{th} , and the channel current i_{ch} begins to rise which can be expressed by Equation (3). At the same time, the capacitances C_{oss} begins to discharge through the channel of Q . The drain current i_d is clamped to the sum of the channel current i_{ch} and the C_{oss} discharging current. However, Q_H is still in reverse conduction condition, where R_{on} is the on-state resistance and V_r represents the reverse conducting voltage drop of Q_H . There will be a voltage drop ΔV between v_{ds} and its initial voltage $V_{DC} + V_r$ on the parasitic inductance of the power loop. As shown in the equivalent circuit of Figure 4b, the equations of this stage are as follows:

$$V_g = v_{gs} + R_g i_g + L_g \frac{di_g}{dt} + L_s \left(\frac{di_d}{dt} + \frac{di_g}{dt} \right) \quad (6)$$

$$i_g = C_{gs} \frac{dv_{gs}}{dt} + C_{gd} \left(\frac{dv_{gs}}{dt} - \frac{dv_{ds}}{dt} \right) \quad (7)$$

$$i_d = g_{fs}(v_{gs} - V_{th}) + C_{ds} \frac{dv_{ds}}{dt} - C_{gd} \frac{d(v_{gs} - v_{ds})}{dt} \quad (8)$$

$$V_{DC} = v_{ds} + v_{ds_H} + (L_d + L_s) \frac{di_d}{dt} + L_s \frac{di_g}{dt} \quad (9)$$

$$v_{ds_H} = R_{on}(I_L - i_d) - V_r \quad (10)$$

This stage ends when the drain current i_d reaches the load current I_L . Meanwhile, v_{gs} reaches Miller plateau voltage. It should be especially noted that the voltage drop ΔV is shown in the following equation:

$$\Delta V = (L_d + L_s) \frac{di_d}{dt} \quad (11)$$

In case of L_d and L_s being larger, ΔV will drop faster, so i_d would change even slower than v_{ds} . The transient will skip the voltage drop stage III into ringing stage IV directly. While for small L_d and L_s of properly designed PCB and reasonable current rising speed, stage III will occur as expected.

During this stage, the energy loss can be expressed as:

$$E_{on} = \int_{t_2}^{t_1} v_{ds} \cdot i_{ch} dt \quad (12)$$

The power loss in this stage can be determined by:

$$\begin{aligned} P_{on} &= f_s \cdot E_{on} \\ &= f_s \cdot \int_{t_2}^{t_1} v_{ds} \cdot i_{ch} dt \end{aligned} \quad (13)$$

where f_s is the switching frequency. However, only i_d can be measured experimentally, i_{ch} cannot. During the turn-ON process, a part of the energy stored in C_{oss} is dissipated through the channel, which is not included in the loss calculated by i_d . Thus, the relationship can be expressed as:

$$P_{on} = f_s \cdot \int_{t_2}^{t_1} v_{ds} \cdot i_d dt + P_{Coss} \quad (14)$$

where $P_{C_{oss}}$ represents the energy stored in the output capacitance when the applied voltage is $V_{DC} + V_r$ and can be expressed as:

$$P_{C_{oss}} = f_s \cdot \int_0^{V_{DC}+V_r} v_{ds} \cdot C_{oss}(v_{ds}) dv_{ds} \quad (15)$$

$C_{oss}(v_{ds})$ can be determined by Equation (2), which is plotted in Figure 2a.

3.3. Stage III (t_2 – t_3): Voltage Decline Period

As shown in Figure 3, at time t_2 , the upper switch GaN HEMT device Q_H stops conducting, and the channel current i_{ch} surpasses the load current I_L . This surpasses current charge of the output capacitance C_{oss_H} of Q_H . The upper switch can be equivalent to the output capacitor C_{oss_H} , and v_{ds_H} is increased. Correspondingly, v_{ds} decreases and C_{oss} continues to discharge through the channel of Q . i_d may have a ringing because of the effect of parasitic LC elements on the device. The equivalent circuit of this stage is illustrated in Figure 4c. The circuit equations can be expressed as:

$$i_d = g_{fs}(v_{gs} - V_{th}) + C_{ds} \frac{dv_{ds}}{dt} - C_{gd} \frac{d(v_{gs} - v_{ds})}{dt} \quad (16)$$

$$V_g = v_{gs} + R_g i_g + L_g \frac{di_g}{dt} + L_s \left(\frac{di_d}{dt} + \frac{di_g}{dt} \right) \quad (17)$$

$$i_g = C_{gs} \frac{dv_{gs}}{dt} + C_{gd} \left(\frac{dv_{gs}}{dt} - \frac{dv_{ds}}{dt} \right) \quad (18)$$

$$V_{DC} = v_{ds} + v_{ds_H} + (L_d + L_s) \frac{di_d}{dt} + L_s \frac{di_g}{dt} \quad (19)$$

$$i_d = I_L + C_{oss_H} \frac{dv_{ds_H}}{dt} \quad (20)$$

This period ends when v_{ds} decreases to zero. A current overshoot is caused by the rapid dv/dt action on the output capacitance:

$$\Delta i_d = C_{oss_H} \frac{dv_{ds_H}}{dt} - C_{oss} \frac{dv_{ds}}{dt} \quad (21)$$

In addition, the Miller plateau time on v_{gs} for GaN HEMT is less than Si MOSFET because of small transfer capacitance C_{gd} . This characteristic can help us to understand why GaN HEMT can turn-ON at a high speed. The turn-ON switching loss calculation method is the same as that of Equation (15).

3.4. Stage IV (t_3 – t_4): Ringing Period

As shown in Figure 3, at time t_3 , Q will work in the linear region and behave equivalent to a loop resistor, as illustrated in Figure 4d. Usually, the ringing is serious due to small damping resistance with large parasitic inductances. The key equations can be expressed as:

$$V_g = v_{gs} + R_g i_g + L_g \frac{di_g}{dt} + L_s \left(\frac{di_d}{dt} + \frac{di_g}{dt} \right) \quad (22)$$

$$i_g = C_{gs} \frac{dv_{gs}}{dt} + C_{gd} \left(\frac{dv_{gs}}{dt} - \frac{dv_{ds}}{dt} \right) \quad (23)$$

$$V_{DC} = v_{ds} + v_{ds_H} + (L_d + L_s) \frac{di_d}{dt} + L_s \frac{di_g}{dt} \quad (24)$$

$$i_d = \frac{v_{ds}}{R_{on}} + C_{ds} \frac{dv_{ds}}{dt} - C_{gd} \frac{d(v_{gs} - v_{ds})}{dt} \quad (25)$$

$$i_d = I_L + C_{oss_H} \frac{dv_{ds_H}}{dt} \quad (26)$$

where R_{on} represents the on-state resistance of Q . During this stage, the turn-ON switching loss can be expressed as:

$$P_{on} = f_s \cdot \int_{t_4}^{t_3} (i_d - I_L)^2 \cdot R_{on} dt \quad (27)$$

This period ends when the ringing is fully damped.

4. Transient Characteristic Analysis of Turn-Off Process Based on the Proposed Model

There are still four stages and the typical waveforms during turn-OFF process. At each stage, the equations can be obtained from each equivalent circuit. Similarly, the nonlinear junction capacitance and nonlinear transconductance modeling results proposed in Section 2 are applied to the turn-OFF process and five state variables can be calculated according to the equations obtained from the equivalent circuit of each stage. Furthermore, the switching loss during the turn-OFF process can be obtained. The calculation of each stage will be discussed as follows.

4.1. Stage I (t_5 – t_6): Turn-Off Delay Period

As shown in Figure 5, at time t_5 , the gate drive voltage V_g declines to 0 V. In this stage, C_{gs} and C_{gd} are discharged, so v_{gs} begins to reduce. However, Q is still in the turn-ON state, I_L keeps flowing through the channel of Q . The equivalent circuit of this stage is shown in Figure 6a. The following equations can be obtained:

$$0 = (L_g + L_s) \frac{di_g}{dt} + R_g i_g + v_{gs} \quad (28)$$

$$i_g = (C_{gs} + C_{gd}) \frac{dv_{gs}}{dt} \quad (29)$$

This period ends at time t_6 when v_{gs} reaches the Miller plateau voltage v_{miller} .

$$v_{miller} = V_{th} + \frac{I_L}{g_{fs}} \quad (30)$$

v_{ds} and i_d are constants, so there is no turn-OFF switching loss in this stage.




Figure 5. Typical waveforms during turn-OFF process.




Figure 6. Equivalent circuits for different stages during turn-OFF process: (a) Stage I; (b) Stage II; (c) Stage III; (d) Stage IV.

4.2. Stage II (t_6 – t_7): Voltage Rise Period

As shown in Figure 5, at time t_6 , the channel of Q starts to turn-OFF, so the channel current i_{ch} decreases and begins to charge the capacitances C_{ds} and C_{gd} , then v_{ds} is rapidly increased. At the same time, C_{oss_H} begins to discharge, resulting in the decline of v_{ds_H} . However, Q_H is still not reverse conducting because i_d is limited by the power loop parasitic inductances. Therefore, the decrease rate of i_d is smaller than that of i_{ch} . The equivalent circuit is shown in Figure 6b, and the equations of this stage are as follows:

$$0 = v_{gs} + R_g i_g + L_g \frac{di_g}{dt} + L_s \left(\frac{di_d}{dt} + \frac{di_g}{dt} \right) \quad (31)$$

$$i_g = C_{gs} \frac{dv_{gs}}{dt} + C_{gd} \left(\frac{dv_{gs}}{dt} - \frac{dv_{ds}}{dt} \right) \quad (32)$$

$$i_d = g_{fs}(v_{gs} - V_{th}) + C_{ds} \frac{dv_{ds}}{dt} - C_{gd} \frac{d(v_{gs} - v_{ds})}{dt} \quad (33)$$

$$V_{DC} = v_{ds} + v_{ds_H} + (L_d + L_s) \frac{di_d}{dt} \quad (34)$$

$$i_d = I_L + C_{oss_H} \frac{dv_{ds_H}}{dt} \quad (35)$$

This period ends when v_{ds_H} reaches $-V_r$. During this stage, the energy loss can be calculated as:

$$E_{off} = \int_{t7}^{t6} v_{ds} \cdot i_{ch} dt \quad (36)$$

The power loss in this stage can be determined by:

$$\begin{aligned} P_{off} &= f_s \cdot E_{off} \\ &= f_s \cdot \int_{t7}^{t6} v_{ds} \cdot i_{ch} dt \end{aligned} \quad (37)$$

Usually, the energy stored in C_{oss} is quite large due to the high peak v_{ds} . The power loss is different from turn-ON process because i_d contains the charge current from C_{oss} . Thus, the relationship can be modified as:

$$P_{off} = f_s \cdot \int_{t7}^{t6} v_{ds} \cdot i_d dt - P_{Coss} \quad (38)$$

where P_{Coss} is the energy stored in C_{oss} when the applied voltage is v_{Peak} and can be calculated as:

$$P_{Coss} = f_s \cdot \int_0^{v_{peak}} v_{ds} \cdot C_{oss}(v_{ds}) dv_{ds} \quad (39)$$

$C_{oss}(v_{ds})$ can be determined by Equation (2) and is plotted in Figure 2a.

4.3. Stage III (t_7 – t_8): Current Decline Period

As shown in Figure 5, at time t_7 , Q_{-H} starts to reverse conduct. During this stage, i_d and v_{gs} decreases, v_{ds} continues to increase, and C_{ds} and C_{gd} are charged. The equivalent circuit is shown in Figure 6c, and the circuit equations can be expressed as:

$$0 = v_{gs} + R_g i_g + L_g \frac{di_g}{dt} + L_s \left(\frac{di_d}{dt} + \frac{di_g}{dt} \right) \quad (40)$$

$$i_g = C_{gs} \frac{dv_{gs}}{dt} + C_{gd} \left(\frac{dv_{gs}}{dt} - \frac{dv_{ds}}{dt} \right) \quad (41)$$

$$i_d = g_{fs}(v_{gs} - V_{th}) + C_{ds} \frac{dv_{ds}}{dt} - C_{gd} \frac{d(v_{gs} - v_{ds})}{dt} \quad (42)$$

$$V_{DC} = v_{ds} + v_{ds_H} + (L_d + L_s) \frac{di_d}{dt} + L_s \frac{di_g}{dt} \quad (43)$$

$$v_{ds_H} = R_{on}(I_L - i_d) - V_r \quad (44)$$

This stage ends when i_d drops to zero. The turn-OFF power loss calculation method is the same as Stage II.

4.4. Stage IV (t_8 – t_9): Ringing Period

As shown in Figure 5, at time t_8 , when v_{gs} drops below V_{th} , the channel of Q is totally shut down. Then v_{gs} continues to decrease until it reaches zero. During this stage, v_{ds} and i_d both have a ringing due to the oscillation between the parasitic inductances and C_{oss} . The equivalent circuit is shown in Figure 6d, and the circuit equations can be expressed as:

$$0 = v_{gs} + R_g i_g + L_g \frac{di_g}{dt} + L_s \left(\frac{di_d}{dt} + \frac{di_g}{dt} \right) \quad (45)$$

$$i_g = C_{gs} \frac{dv_{gs}}{dt} + C_{gd} \left(\frac{dv_{gs}}{dt} - \frac{dv_{ds}}{dt} \right) \quad (46)$$

$$i_d = C_{ds} \frac{dv_{ds}}{dt} - C_{gd} \frac{d(v_{gs} - v_{ds})}{dt} \quad (47)$$

$$V_{DC} + V_r = v_{ds} + (L_d + L_s) \frac{di_d}{dt} \quad (48)$$

During this stage, the turn-OFF power loss calculation method can be expressed as:

$$P_{off} = f_s \cdot \int_{t_9}^{t_8} i_d \cdot v_{ds} dt \quad (49)$$

This period ends when the ringing is fully damped.

5. Experimental Verifications

In order to verify the accuracy of the proposed switching transient analytical model, a DPT experiment prototype was built, as shown in Figure 7. The double pulses will be applied to the gate of the bottom GaN HEMT by TMS320F28335. The device under test is the GS61004B 100 V enhanced GaN HEMT and the driver is Si8271. The oscilloscope is MDPO3054 by Tektronix Inc. The switching current is measured with 2000 MHz bandwidth current shunt SSDN-10 by T&M Research Products Inc. The parasitic inductance and package stray inductance can be acquired by Maxwell 3-D. The specifications and the main circuit parameters are shown in Table 2. The comparisons among the switching waveforms provided by the experiment, the proposed model, and the traditional mode in [16] are shown in Figure 8. The calculated results from the models for the variables v_{ds} and i_d with fitting value from Figure 2 will be used to evaluate the model accuracy. The loss calculation results are shown in Figure 9.




Figure 7. Experiment circuit prototype.

Table 2. Specifications and main circuit parameters.

Parameters	Value
V_{DC}	40 V
I_L	7 A
R_{on}	0.57 Ω
L_s	5.6 nH
L_d	3.7 nH
L_g	2.8 nH
R_g	10 Ω
V_g	6 V

It can be concluded that the proposed model matches more accurately with the experimental results than the traditional model according to the slope and spike of i_d and v_{ds} from Figure 8. The oscillation frequency and amplitude of the waveforms from the experimental results deviate from the traditional model while the proposed model results agree with that accurately. The reason is that the traditional model treats the nonlinear parameters in the device as fixed values.

Subsequently, the energy loss of E_{on} and E_{off} is calculated by the proposed loss calculation method as shown in Figure 9. The results show that the energy loss increases when

the load current changes from 5 A to 10 A. It is obvious that the loss calculation results of the proposed model in this paper are more precise compared with the traditional model. Experiment results verify the accuracy of the proposed loss calculation method with a maximum relative error of less than 10%. Finally, it can be concluded that the proposed switching transient analytical model is quite accurate and the loss analysis results based on the model is believable.




Figure 8. Switching waveforms of the experiment, the proposed model, and the traditional model: (a) $V_{DC} = 40$ V, $I_L = 7$ A; (b) $V_{DC} = 60$ V, $I_L = 7$ A; (c) $V_{DC} = 40$ V, $I_L = 15$ A.




Figure 9. Switching loss of the experiment, the proposed model, and the traditional model: (a) turn-ON energy loss; (b) turn-OFF energy loss.

6. Effect of Parameter Variation on the Analytical Model

The effectiveness of the proposed switching transient analytical model is verified in the previous section. Moreover, it is important to evaluate how the gate resistance R_g , the nonlinear junction capacitances C_{gs} , C_{gd} , C_{ds} , and the parasitic inductance L_{loop} affect the switching transient and switching loss, thus the further improvement of packaging and application of the device can be inspired.

Figure 10 shows the effect of different driving resistors R_g on the switching transition behavior. The waveforms of v_{ds} and i_d are plotted. It can be seen that the oscillation of v_{ds} and i_d can be effectively suppressed by increasing the R_g . However, the larger R_g limits the gate charging current and reduces the charging speed, thus resulting the switching time increase of the device. In addition, Figure 10 also calculates the influence of different R_g on switching loss. With the increase of R_g , the turn-ON and turn-OFF switching loss is also increased. However, with the increase of R_g , the current overshoot for turn-ON transient and the voltage overshoot for turn-OFF transient decreased. Therefore, considering the impact of switching loss and overshoot in practical application, it is necessary to select an appropriate R_g value.

In order to simplify the analysis, L_{loop} lumps all of the parasitic inductances and package stray inductances along the power loop. As the package stray inductances are accounted into L_d and L_s , so L_{loop} is the sum of L_d and L_s . The effect of different L_{loop} on the switching transition behavior is shown in Figure 11. During the turn-ON process, the change rate of i_d and v_{ds} become slower with the increase of L_{loop} . Meanwhile, the current overshoot decreases but the voltage overshoot increases. In addition, the ringing period of i_d and v_{ds} becomes larger. These factors cause the turn-ON switching loss to become larger due to overlap area increases. During the turn-OFF process, the increase of L_{loop} has an obvious influence on i_d overshoot, which also leads to the increase of loss. It can be concluded that the total loss also increases, therefore, the value of L_{loop} should be minimized as much as possible on the PCB design and optimization process.

For the same type of GaN HEMT, the value of the nonlinear junction capacitances should be the same. However, due to different production processes or different production lines, the capacitance values may change. In order to explore the effect of the nonlinear junction capacitance on the switching transient, we make corresponding changes for each nonlinear junction capacitance value within a reasonable range.

The influence of C_{gs} is shown in Figure 12. Set the variation value of C_{gs} as 200 pF, 400 pF, 600 pF. It is observed that the increasing of C_{gs} caused the charge time to become longer, thus resulting in the turn-ON delay time notably increasing. Meanwhile, the current overshoot and the voltage overshoot during the turn-OFF process can be suppressed by increasing C_{gs} . In general, C_{gs} can effectively reduce the waveform oscillation, but will also lead to an increase in switching loss. Therefore, an extra capacitor paralleled with C_{gs} can

be used to reduce the oscillation when the oscillation is too large. However, the value of the parallel capacitor should be selected properly, otherwise the loss will be too large.




Figure 10. Influence of different R_g on the switching transient: (a) turn-ON process; (b) turn-OFF process.




Figure 11. Influence of different L_{loop} on the switching transient: (a) turn-ON process; (b) turn-OFF process.




Figure 12. Influence of different C_{gs} on the switching transient: (a) turn-ON process; (b) turn-OFF process.

The effect of C_{gd} is shown in Figure 13. As stated previously, the increase of C_{gd} has a large effect on the switching loss model. It can be concluded that the magnitude of C_{gd} mainly affects the turn-ON process, i.e., the change rate of i_d and v_{ds} decreases and the conducting time increases. Although the increase of C_{gd} is only 5 pF–15 pF, it has a great impact on the on-off time and switching loss due to the capacitor which affects the length of Miller platform time. Therefore, C_{gd} should be designed as small as possible in device production. Compared with the Si devices, GaN HEMT is able to achieve much faster switching speeds and lower switching losses due to its smaller C_{gd} .

The influence of C_{ds} is shown in Figure 14. As we know, C_{oss} is a nonlinear junction capacitance of v_{ds} . It can be concluded that the increase of C_{ds} mainly affects the change rate of i_d . Since C_{oss} increases with the increase of C_{ds} , according to Equation (17), the energy stored in C_{oss} will increase, which will result in an increase in the switching loss. In addition, the switching speed is increased and the ringing period becomes larger. For the convenience of overall consideration, the influencing parameter of switching characteristics and their specific impact analysis are listed in Table 3.




Figure 13. Influence of different C_{gd} on the switching transient: (a) turn-ON process; (b) turn-OFF process.




Figure 14. Influence of different C_{ds} on the switching transient: (a) turn-ON process; (b) turn-OFF process.

Table 3. Analysis of The Influencing Parameter of Switching Characteristics.

Parameters	Turn-On Switching Speed	Turn-Off Switching Speed	Turn-On Current Overshoot	Turn-Off Voltage Overshoot	Turn-Off Current Overshoot	Turn-On Loss	Turn-Off Loss
R_g	Increase	Increase	Decrease	Decrease	Decrease	Increase	Increase
L_{loop}	Increase	Increase	Decrease	Invariant	Increase	Increase	Increase
C_{gs}	Increase	Increase	Decrease	Invariant	Decrease	Increase	Increase
C_{gd}	Increase	Increase	Increase	Invariant	Invariant	Increase	Increase
C_{ds}	Invariant	Increase	Invariant	Invariant	Increase	Invariant	Increase

7. Conclusions

In this paper, an accurate switching transient analytical model for GaN HEMT under the influence of nonlinear parameters was proposed. The proposed model covers the process of turn-ON and turn-OFF, which is of great significance in understanding the dynamic characteristics during the switching process. In addition, this model can be applied to evaluate the influence of parameter changes on the switching characteristics of devices, and calculate the switching loss. Finally, the following conclusions can be drawn:

- (1) Switching speed. The switching process of the GaN HEMT are essentially the charging process of its nonlinear junction capacitances. With the increases of C_{gs} , C_{gd} , C_{ds} , L_{loop} and R_g , the switching speed is slowed down. Since the channel current is gate-source voltage dependent in the saturation region, it is out of the question that C_{gs} can affect the current slew rate. As for the voltage slew rate, it is clarified that the charging of C_{gd} leads to the change in the drain source voltage. The loop parasitic inductances L_{loop} and gate resistance R_g decrease the change rate of i_d and v_{ds} with the increase of L_{loop} and R_g .
- (2) Current and voltage overshoot. The current and voltage overshoot in switching transient can be suppressed by increasing R_g . The current overshoot can be suppressed by increasing C_{gs} . The current and voltage overshoot can be worsened by increasing L_{loop} . The current overshoot can be worsened by increasing C_{ds} . C_{gd} cannot affect the current and voltage overshoot.
- (3) Switching loss. Both C_{gs} , C_{gd} , C_{ds} , L_{loop} and R_g increases switching loss by slowing down the switching speed and prolonging the switching process.
- (4) Design guidelines. It can be concluded that parameter changes of the GaN HEMT have a profound influence on the switching performance; hence, it calls for special attention to the selection of components and circuit design. The voltage change rate is most sensitive to C_{gd} , L_{loop} and R_g ; for high-speed high-voltage applications, these values should not be large. The current change rate is most sensitive to C_{gs} , C_{ds} , L_{loop} , and R_g . Therefore, the PCB traces should be carefully routed to reduce the stray inductance in the circuit. The other parasitic elements should be minimized to achieve fast switching and low loss.

Author Contributions: All authors contributed to the writing and revisions; writing—review and editing, L.H.; writing—original draft, D.Y.; review, Y.H.; review, Z.H.; supervision, P.Z. All authors have read and agreed to the published version of the manuscript.

Funding: This research was funded by the National Natural Science Foundation of China, grant numbers 51777049, 51707051.

Institutional Review Board Statement: Not applicable.

Informed Consent Statement: Not applicable.

Data Availability Statement: Data available on request due to privacy or ethical restrictions.

Conflicts of Interest: The authors declare no conflict of interest.

References

1. Afonso, J.L.; Tanta, M.; Pinto, J.G.O.; Monteiro, L.F.C.; Machado, L.; Sousa, T.J.C.; Monteiro, V. A Review on Power Electronics Technologies for Power Quality Improvement. *Energies* **2021**, *14*, 8585. [\[CrossRef\]](#)
2. Maddi, H.L.R.; Yu, S.; Zhu, S.; Liu, T.; Shi, L.; Kang, M.; Xing, D.; Nayak, S.; White, M.H.; Agarwal, A.K. The Road to a Robust and Affordable SiC Power MOSFET Technology. *Energies* **2021**, *14*, 8283. [\[CrossRef\]](#)
3. Ramachandran, R.; Nymand, M. Experimental demonstration of a 98.8% efficient isolated DC–DC GaN converter. *IEEE Trans. Ind. Electron.* **2017**, *64*, 9104–9113. [\[CrossRef\]](#)
4. Ren, Y.C.; Xu, M.; Zhou, J.H.; Lee, F.C. Analytical loss model of power MOSFET. *IEEE Trans. Power Electron.* **2006**, *21*, 310–319.
5. Xiong, Y.; Sun, S.; Jia, H.; Shea, P. New physical insights on power MOSFET switching losses. *IEEE Trans. Power Electron.* **2009**, *24*, 525–531. [\[CrossRef\]](#)
6. Wang, J.; Chung, H.S.; Li, R.T. Characterization and experimental assessment of the effects of parasitic elements on the MOSFET switching performance. *IEEE Trans. Power Electron.* **2013**, *28*, 573–590. [\[CrossRef\]](#)
7. Turzynski, M.; Kulesza, W.J. A simplified behavioral MOSFET model based on parameters extraction for circuit simulations. *IEEE Trans. Power Electron.* **2016**, *31*, 3096–3105. [\[CrossRef\]](#)
8. Christen, D.; Biela, J. Analytical switching loss modeling based on datasheet parameters for MOSFET in a Half-bridge. *IEEE Trans. Power Electron.* **2019**, *34*, 3700–3710. [\[CrossRef\]](#)
9. Costinett, D.; Maksimovic, D.; Zane, R. Circuit-oriented treatment of nonlinear capacitances in switched mode power supplies. *IEEE Trans. Power Electron.* **2015**, *30*, 985–995. [\[CrossRef\]](#)
10. Sakairi, H.; Yanagi, T.; Otake, H.; Kuroda, N.; Tanigawa, H. Measurement methodology for accurate modeling of SiC MOSFET switching behavior over wide voltage and current ranges. *IEEE Trans. Power Electron.* **2018**, *33*, 7314–7325. [\[CrossRef\]](#)
11. Roy, S.K.; Basu, K. Analytical estimation of turn ON switching loss of SiC MOSFET and schottky diode pair from datasheet parameters. *IEEE Trans. Power Electron.* **2019**, *34*, 9118–9130. [\[CrossRef\]](#)
12. Sun, J.; Yuan, L.; Duan, R.; Lu, Z.; Zhao, Z. A semi-physical semi-behavioral analytical model for switching transient of SiC MOSFET module. *IEEE J. Emerg. Sel. Top. Power Electron.* **2021**, *9*, 2258–2270. [\[CrossRef\]](#)
13. Chen, K.; Zhao, Z.; Yuan, L.; Lu, T.; He, F. The impact of nonlinear junction capacitance on switching transient and its modeling for SiC MOSFET. *IEEE Trans. Electron Device* **2014**, *62*, 333–338. [\[CrossRef\]](#)
14. Wang, X.; Zhao, Z.; Li, K.; Zhu, Y.; Chen, K. Analytical methodology for loss calculation of SiC MOSFETs. *IEEE J. Emerg. Sel. Top. Power Electron.* **2018**, *7*, 71–83. [\[CrossRef\]](#)
15. Xie, R.; Wang, H.; Tang, G.; Yang, X.; Chen, K.J. An analytical model for false turn-on evaluation of high-voltage enhancement-mode GaN transistor in bridge-leg configuration. *IEEE Trans. Power Electron.* **2017**, *32*, 6416–6433. [\[CrossRef\]](#)
16. Wang, K.; Yang, X.; Li, H.; Ma, H.; Zeng, X.; Chen, W. An Analytical Switching Process Model of Low-Voltage eGaN HEMTs for Loss Calculation. *IEEE Trans. Power Electron.* **2016**, *31*, 635–647. [\[CrossRef\]](#)
17. Chen, J.; Luo, Q.; Huang, J.; He, Q.; Du, X. A Complete Switching Analytical Model of Low-Voltage eGaN HEMTs and Its Application in Loss Analysis. *IEEE Trans. Ind. Electron.* **2020**, *67*, 1615–1625. [\[CrossRef\]](#)
18. Kozak, J.P.; Barchowsky, A.; Hontz, M.R.; Koganti, N.B.; Stachina, W.H.; Reed, G.F.; Mao, Z.; Khana, R. An Analytical Model for Predicting Turn-ON Overshoot in Normally-OFF GaN HEMTs. *IEEE J. Emerg. Sel. Top. Power Electron.* **2020**, *8*, 99–110. [\[CrossRef\]](#)
19. Xin, Y.; Chen, W.; Sun, R.; Shi, Y.; Zhang, B. Analytical Switching Loss Model for GaN-Based Control Switch and Synchronous Rectifier in Low-Voltage Buck Converters. *IEEE J. Emerg. Sel. Top. Power Electron.* **2019**, *7*, 1485–1495. [\[CrossRef\]](#)
20. Long, X.; Liang, W.; Jun, Z.; Chen, G. A Normalized Quantitative Method for GaN HEMT Turn-ON Overvoltage Modeling and Suppressing. *IEEE Trans. Power Electron.* **2019**, *66*, 2766–2775. [\[CrossRef\]](#)
21. Huang, X.; Li, Q.; Liu, Z.; Lee, F.C. Analytical Loss Model of High Voltage GaN HEMT in Cascode Configuration. *IEEE Trans. Power Electron.* **2014**, *29*, 2208–2219. [\[CrossRef\]](#)
22. Li, Q.; Liu, B.; Duan, S. Simplified analytical model for estimation of switching loss of cascode GaN HEMTs in totem-pole PFC converters. *Chin. J. Electr. Eng.* **2019**, *5*, 1–9. [\[CrossRef\]](#)