

Article

Design and Application of Memristive Balanced Ternary Univariate Logic Circuit

Xiaoyuan Wang^{1,2,*}, Xinrui Zhang², Chuantao Dong², Shimul Kanti Nath³ and Herbert Ho-Ching Iu⁴¹ Wenzhou Institute of Hangzhou Dianzi University, Wenzhou 325024, China² School of Electronics and Information, Hangzhou Dianzi University, Hangzhou 310018, China; z120431540@163.com (X.Z.); crazypink@163.com (C.D.)³ School of Photovoltaic and Renewable Energy Engineering, University of New South Wales (UNSW Sydney), Kensington, NSW 2052, Australia; shimul_kanti.nath@unsw.edu.au⁴ School of Engineering, The University of Western Australia, Crawley, WA 6009, Australia; herbert.iu@uwa.edu.au

* Correspondence: wang_xy@hdu.edu.cn

Abstract: This paper proposes a unique memristor-based design scheme for a balanced ternary digital logic circuit. First, a design method of a single-variable logic function circuit is proposed. Then, by combining with a balanced ternary multiplexer, some common application-type combinational logic circuits are proposed, including a balanced ternary half adder, multiplier and numerical comparator. The above circuits are all simulated and verified in LTSpice, which demonstrate the feasibility of the proposed scheme.

Keywords: memristor; balanced ternary; univariate logic; combinational logic circuit

1. Introduction

In the era of big data, the amount of data is growing explosively, and as a result, digital logic systems are having difficulty in processing such huge amounts of data while striving for ever-increasing efficiency [1]. To meet the demand of data processing speed and power efficiency, ternary logic has received recent attention due to its advantages of higher single-line information carrying capacity and additional logical functions [2–7]. Compared to the binary digital signal, each bit of the ternary digital signal contains more information, resulting in a higher transmission rate at the same frequency. It also helps in reducing circuit interconnections, and digital chips can be made smaller and less expensive [8–10]. Ternary logic can be divided into two categories: balanced ternary $\{-1, 0, 1\}$ and unbalanced ternary $\{0, 1, 2\}$ or $\{0, -1, -2\}$ [11]. Among them, balanced ternary logic has unique advantages, including the ability of having a unified representation for positive and negative numbers without the sign bit, and multiplication operation without generating a carry. Moreover, the symmetry of one-bit addition and multiplication operations can be used for symmetric arithmetic operation circuit design [12,13].

In recent years, ternary digital logic circuits have been implemented in various technologies, including MOSFETs, carbon nanotube field effect transistors (CNTFETs), resonant tunneling diodes (RTD), single-electron transistors, memristors, etc. [14–18]. Among them, memristor-based ternary logic is of considerable interest, as it provides the advantages of non-volatility, nanoscale and compatibility with CMOS technology [19,20].

There are two typical paradigms for designing memristor-based ternary logic circuits; one uses three resistance states of the ternary memristor and the other one uses the voltage value as the logic variable, where the former method makes full use of the resistance change characteristics of the memristor, the operation result can be stored in memristors, the logic state will not be lost after power withdrawal. Several studies [21,22] reported on the unbalanced ternary basic logic gate circuit using the three resistance states of the



Citation: Wang, X.; Zhang, X.; Dong, C.; Nath, S.K.; Iu, H.H.-C. Design and Application of Memristive Balanced Ternary Univariate Logic Circuit.

Micromachines **2023**, *14*, 1895.

<https://doi.org/10.3390/mi14101895>

Academic Editor: Aiqun Liu

Received: 11 September 2023

Revised: 27 September 2023

Accepted: 27 September 2023

Published: 30 September 2023



Copyright: © 2023 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (<https://creativecommons.org/licenses/by/4.0/>).

ternary memristor which correspond to positive ternary logic '0', '1', and '2'. A voltage-controlled tri-valued memristor model was first proposed in Ref. [22], with designs of ternary AND, OR and NOT gate circuits based on it. In this case, three stable resistance states, R_H , R_M and R_L , correspond to logic '0', '1', and '2', respectively. In Ref. [23], a bipolar three-state ZnO memristor was reported, and then all the 27 possible univariate positive ternary logics were realized with a single memristor cell. Furthermore, Ref. [24] proposed a method of realizing a balanced ternary adder using the resistance state transformation of only one single memristor, in which the circuit area and system power consumption were greatly reduced.

Significant advancement has also been achieved in implementing logic circuits using the second method (i.e., employing the voltage value as a logic variable) [25,26]. For example, Wang et al. [27] reported the construction of positive ternary logic circuits, including, the ternary AND gate, OR gate, inverters, encoder and decoder circuits. Similarly, in Ref. [28], ternary basic logic gates and combinational logic circuits using memristor-CNTFET hybrid circuit were proposed, whose delay and circuit complexity were lower compared to those of the circuits only using CNTFETs. Ref. [29] proposed a systematic method of constructing a two-digit ternary logic function based on the concept of memristive threshold logic (MTL) and applied this method for constructing basic ternary arithmetic operations. Compared to that of the previously reported relevant circuit design schemes, the circuit area of the ternary adder and ternary multiplier was greatly reduced. In Refs. [5,30], the balanced ternary logic circuits based on a memristor and MOSFET were proposed. The design idea was to construct balanced ternary essential logic gates, such as TAND, TOR, TI, TSUM, NCONS, NANY, etc., and then propose design scheme of a balanced ternary full adder.

As a further development in the present study, combinatorial logic circuits are implemented directly by combining univariate logic circuits and multiplexers. The multiplexer uses the circuit proposed in Ref. [31], and its function is to select only one of the data of multiple channels and transmit it to the output terminal according to the state of the selection signal. The proposed design scheme of a memristive balanced ternary digital logic circuit with the voltage value as the logic variable could be beneficial for further improving information storage, processing, and transmission efficiency.

The structure of this paper is as follows: Section 2 presents a design scheme of a balanced ternary single-variable logic function circuit based on a hybrid design of memristor and MOS transistor; in Section 3, based on the proposed univariate logic circuits and the multiplexer designed in our previous study [31], balanced ternary application-type combinational logic circuits are designed, including a half adder, multiplier, and numerical comparator; Section 4 presents the comparison and analysis of the proposed circuit with existing designs; Section 5 contains the conclusion of this paper.

2. Balanced Ternary Univariate Logic Circuit

In digital logic circuits, univariate logic functions are used to perform corresponding logic transformations on signals, thus playing an important role in circuit design. For ternary logic, there are three possible values for a single-input variable, with $3^3 = 27$ possible output results in total, as shown in Table 1.

As evident from Table 1, balanced ternary univariate logic can be divided into three categories, such as three-state to one-state logic, three-state to two-state logic, and three-state to three-state logic. The first category (three-state to one-state logic: F_1 , F_{14} , and F_{27}) is also called constant logic; that is, irrespective of the input value, the output is a fixed logic state, and therefore their applications are limited in circuit design.

Table 1. Balanced ternary univariate logic function truth table.

Input		Output											
<i>A</i>	<i>F</i> ₁	<i>F</i> ₂	<i>F</i> ₃	<i>F</i> ₄	<i>F</i> ₅	<i>F</i> ₆	<i>F</i> ₇	<i>F</i> ₈	<i>F</i> ₉	<i>F</i> ₁₀	<i>F</i> ₁₁	<i>F</i> ₁₂	<i>F</i> ₁₃
−1	−1	−1	−1	−1	−1	−1	−1	−1	−1	0	0	0	0
0	−1	−1	−1	0	0	0	1	1	1	−1	−1	−1	0
1	−1	0	1	−1	0	1	−1	0	1	−1	0	1	−1

Output													
<i>F</i> ₁₄	<i>F</i> ₁₅	<i>F</i> ₁₆	<i>F</i> ₁₇	<i>F</i> ₁₈	<i>F</i> ₁₉	<i>F</i> ₂₀	<i>F</i> ₂₁	<i>F</i> ₂₂	<i>F</i> ₂₃	<i>F</i> ₂₄	<i>F</i> ₂₅	<i>F</i> ₂₆	<i>F</i> ₂₇
0	0	0	0	0	1	1	1	1	1	1	1	1	1
0	0	1	1	1	−1	−1	−1	0	0	0	1	1	1
0	1	−1	0	1	−1	0	1	−1	0	1	−1	0	1

This paper will mainly involve the circuit design of the other two categories, i.e., the balanced ternary three-state to two-state logic, and the three-state to three-state univariate logic, as well as a detailed analysis and simulation verification of the corresponding circuits. All univariate logic circuits are represented by the circuit symbol shown in Figure 1.




Figure 1. Circuit symbol of univariate logistic function *F_n*.

2.1. Three-State to Two-State Logic

From the truth table of the balanced ternary univariate logic function shown in Table 1, there are 18 kinds of univariate logic functions for three-state to two-state logic. Among them, the logics of *F*₁₉ and *F*₂₅ correspond to the NTI gate and the PTI gate, respectively, which have been introduced in detail in Ref. [31] and will not be repeated in this section.

2.1.1. Circuit Design of Logic Function *F*₄, *F*₅, *F*₉, *F*₁₀, *F*₁₃, *F*₁₈, *F*₂₃ and *F*₂₆

Table 2 shows the designed circuit diagram and the threshold voltage range of the MOS transistor. While the circuits of logic functions *F*₄ and *F*₉ only need one memristor and one NMOS transistor, those of the logic functions *F*₅, *F*₉, *F*₁₀, *F*₁₃, *F*₁₈, *F*₂₃ and *F*₂₆ are all composed of two memristors and one NMOS transistor. Among them, two groups of logic (*F*₁₀ and *F*₁₃) and (*F*₂₃ and *F*₂₆) adopt the same circuit structure, but the difference is that the threshold voltage ranges of MOS transistors in the corresponding circuits are different. See Table 2 for details.

The working principles of these logic functions can be understood via simply analyzing the circuits of logic functions *F*₄ and *F*₅. For *F*₄, when input *A* is $-V_{DD}$ (logic ‘−1’) or 0V (logic ‘0’), transistor *T*₁ is turned off, and the output terminal will be directly connected to the input terminal through memristor *M*₁, so the output remains consistent with the input. When input *A* is V_{DD} (logic ‘1’), transistor *T*₁ is turned on, and the output terminal will be directly connected to $-V_{DD}$ through *T*₁, that is, logic ‘−1’ is the output. For *F*₅, when input *A* is $-V_{DD}$ (logic ‘−1’) or 0V (logic ‘0’), transistor *T*₁ is turned off, the output terminal will pass through memristor *M*₁, which is directly connected to the input terminal, and the output is consistent with the input. When input *A* is V_{DD} (logic ‘1’), transistor *T*₁ is turned on, and there is a current path flowing from the input terminal to $-V_{DD}$ in the circuit. Both memristors *M*₁ and *M*₂ are switched to the *R*_{OFF} state, and the output terminal is about 0 V after voltage division, that is, the output logic is ‘0’. Similar methods can be used to verify the correctness of other circuits, which will not be repeated here.

Table 2. Structure diagram of three-state to two-state logic circuit and threshold voltage of MOS transistor.

Logic Function	F_4	F_5	F_9
Circuit Structure			
MOS Transistor Threshold Voltage	$V_{DD} < v_{th1} \leq 2V_{DD}$	$V_{DD} < v_{th1} \leq 2V_{DD}$	$V_{DD} < v_{th1} \leq 2V_{DD}$
Logic Function	F_{10}, F_{13}	F_{18}	F_{23}, F_{26}
Circuit Structure			
MOS Transistor Threshold Voltage	$F_{10}: 0V < v_{th1} \leq V_{DD}$ $F_{13}: V_{DD} < v_{th1} \leq 2V_{DD}$	$V_{DD} < v_{th1} \leq 2V_{DD}$	$F_{23}: 0V < v_{th1} \leq V_{DD}$ $F_{26}: V_{DD} < v_{th1} \leq 2V_{DD}$

2.1.2. The Circuit Design of the Remaining Three-State to Two-State Logic Function

The remaining three-state to two-state logic function circuits, including $F_2, F_3, F_7, F_{11}, F_{15}, F_{17}, F_{21},$ and F_{24} logic, can be obtained via cascading the circuits as mentioned above. For example, for the F_2 logic circuit, it is only necessary to cascade an F_4 logic circuit after the F_{26} logic circuit to complete the logic conversion corresponding to F_2 . As shown in Table 3, it is a design scheme of a single-variable three-state to two-state logic circuit designed via the cascade method. Among them, ' $F_m + F_n$ ' indicates that the F_n logic circuit is cascaded after the F_m logic circuit.

Table 3. The scheme of univariate three-state to two-state logic circuit designed via the cascade method.

Logic Function	F_2	F_3	F_7	F_{11}	F_{15}	F_{17}	F_{21}	F_{24}
Composition	$F_{26} + F_4$	$F_{25} + F_{19}$	$F_4 + F_9$	$F_4 + F_{10}$	$F_{25} + F_{26}$	$F_4 + F_{18}$	$F_4 + F_{19}$	$F_4 + F_{23}$

2.1.3. Simulation Verification of Three-State to Two-State Logic Circuit

To validate the above approach, the proposed circuit is simulated and verified using LTSpice. Figures 2–4 show the simulation waveforms of three kinds of three-state to two-state logic, including the transition from the three-state logic circuits to logic $(-1,1), (-1,0)$ and $(0,1)$.




Figure 2. Simulation results of transition from three-state logic circuits to logic $(-1,1)$.




Figure 3. Simulation results of transition from three-state logic circuits to logic $(-1,0)$.




Figure 4. Simulation results of transition from three-state logic circuits to logic $(0,1)$.

2.2. Three-State to Three-State Logic

There are 6 types of single-variable logic functions in this category, including $F_6, F_8, F_{12}, F_{16}, F_{20}$ and F_{22} . Among them, the output of F_6 is equal to the input, which is called ‘follower logic’. Only five types of three-state to three-state logic are effective and used in circuit design. However, the F_{22} logic (STI gate) circuit has been discussed in detail previously [31], and the remaining four logic circuits will be introduced here.

2.2.1. Circuit Design of Up-Spin Logic Function F_{16} and Down-Spin Logic Function F_{20}

The circuit structure diagram of the up-spin logic function, F_{16} , the down-spin logic function, F_{20} , and the threshold voltage range of the MOS transistor used is shown in Table 4. The F_{16} circuit uses two memristors and two NMOS transistors, while the F_{20} circuit uses three memristors and three NMOS transistors. In the case of F_{20} , when input A is $-V_{DD}$ (logic ‘ -1 ’), MOS transistors T_1, T_2 , and T_3 are all turned off, and the output terminal is pulled up to V_{DD} through memristor M_1 , that is, the output logic is ‘1’. When input A is 0 V (logic ‘0’), both T_1 and T_2 are turned off, T_3 is turned on, and the output terminal is directly connected to $-V_{DD}$ through T_2 , that is, the output logic is ‘ -1 ’. When input A is V_{DD} (logic ‘1’), both T_1 and T_2 are turned on, T_3 is turned off, and there is a current path from V_{DD} to $-V_{DD}$ in the circuit. Both memristors M_1 and M_2 are switched to the R_{OFF} state, and the output terminal outputs a voltage nearly 0V, that is, the output logic

is '0'. The correctness of spin-up logic function F_{16} can be verified via a similar method, which will not be repeated here.

Table 4. Circuit structure diagram of up-spin logic function, down-spin logic function and threshold voltage of MOS transistor.

Logic Function	Up-Spin Logic Function, F_{16}	Down-Spin Logic Function, F_{20}
Circuit Structure		
MOS Transistor Threshold Voltage	$T_1: v_{th1} > V_{DD}$ $T_2: v_{th2} \leq 2V_{DD}$	$T_1: v_{th1} > V_{DD}$ $T_2: v_{th2} \leq 2V_{DD}$ $T_3: 0V < v_{th3} \leq V_{DD}$

2.2.2. The Circuit Design of the Remaining Three-State to Three-State Logic Function

The remaining three-state to three-state logic function circuits, including F_8 and F_{12} logic, can also be obtained via cascading the circuits mentioned above. For example, for the F_8 logic circuit, it is only necessary to cascade an F_{22} logic circuit after the F_{20} logic circuit to complete logic conversion corresponding to F_8 . Similarly, the F_{12} logic circuit can be obtained via cascading F_{16} logic and F_{22} logic. Table 5 shows the design scheme of the univariate three-state to three-state logic circuit using the cascade method. The term ' $F_m + F_n$ ' indicates that the F_n logic circuit is cascaded after the F_m logic circuit.

Table 5. Design scheme of univariate three-state to three-state logic circuit designed via cascade method.

Logic Function	F_8	F_{12}
Composition	$F_{20} + F_{22}$	$F_{16} + F_{22}$

2.2.3. Verification of Three-State to Three-State Logic Circuit Using LTSpice Simulation

The above circuit was simulated in LTSpice, which provides a verification of the design for a given input signal. The simulation waveform diagram of the three-state to three-state logic circuit is shown in Figure 5.




Figure 5. Simulation waveform diagram of three-state to three-state univariate logic circuit.

3. Design of Balanced Three-Valued Combinational Logic Circuit Based on Univariate Logic and Multiplexer

A multiplexer can select one of several input signals to the output. This paper uses the balanced ternary multiplexer circuit proposed in Ref. [31], which can realize the output of one signal from the three inputs. The corresponding input–output relationship is expressed as follows:

$$Y = \begin{cases} I_{-1} & S = -1 \\ I_0 & S = 0 \\ I_1 & S = 1 \end{cases} \quad (1)$$

Here, S is a selection signal, and I_{-1} , I_0 , and I_1 are three input signals. The multiplexer is composed of a balanced ternary one-line–one-line decoder, three balanced ternary minimum gates and one balanced ternary maximum gate. The circuit structure diagram is shown in Figure 6.




Figure 6. (a) Circuit diagram of balanced ternary multiplexer (b) symbol.

When the selection signal is $S = -1$, the output terminals S_{-1} , S_0 and S_1 of the one-line–three-line decoder output logic 1, -1 and -1 , respectively. According to the working principle of the minimum value gate and the maximum value gate, the output signal of the circuit is equal to input signal I_{-1} , that is, $Y = I_{-1}$, and the circuit realizes the function of output signal I_{-1} . When the selection signal $S = 0$, the output terminals S_{-1} , S_0 and S_1 of the decoder output the logic -1 , 1 , -1 , respectively. In this case, $Y = I_0$, that is, the circuit realizes the function of outputting signal I_0 . Finally, when the selection signal $S = 1$ occurs, the output o decoder terminals S_{-1} , S_0 , and S_1 output the logic -1 , -1 , and 1 , respectively, resulting in $Y = I_1$.

In this paper, a balanced ternary half adder, a balanced ternary multiplier and a balanced ternary numerical comparator are also designed using the multiplexer and the univariate logic circuit described in Section 2. The truth tables and circuit structures of these applications are summarized in Tables 6 and 7, respectively. The design process and working principle of each circuit are explained in the following three subsections, along with the corresponding simulation results.

Table 6. Truth table of balanced ternary half adder, balanced ternary multiplier, and balanced ternary numerical comparator.

Input		Output			
		Half Adder		Multiplier	Numeric Comparator
A	B	SUM	CARRY	MUL	MLE
-1	-1	1	-1	1	0
-1	0	-1	0	0	-1
-1	1	0	0	-1	-1
0	-1	-1	0	0	1
0	0	0	0	0	0
0	1	1	0	0	-1
1	-1	0	0	-1	1
1	0	1	0	0	1
1	1	-1	1	1	0

Table 7. Circuit structure of each application.

Half Adder	Multiplier	Numeric Comparator

3.1. Balanced Ternary Half Adder

It can be seen from the truth table that when input signals $A = -1$ and B selects f the values of $\{-1, 0, 1\}$, the ‘SUM’ outputs the sum of the half adder outputs, corresponding to $\{1, -1, 0\}$. According to the working principle of the multiplexer, if A is used as the selection signal, we can obtain the following results. When $A = -1$, the multiplexer selects the L_1 input terminal for the output, that is, $SUM = L_1$. And as shown in Table 1 a univariate logic F_{20} just can fulfill the conversion demanded in the red square in Table 6, so F_{20} is selected to connect the input B and L_1 in the circuit. Similarly, when input signal $A = 0$, the sum output of the half adder is $SUM = I_0 = B$, so we directly connect B to I_0 . When input signal $A = 1$, $SUM = I_1$, the logic F_{16} is consistent with the conversion, so F_{16} is selected to connect the input B and I_1 in this case. The ‘CARRY’ output circuit part is designed in the same way. Figure 7 shows the corresponding logic conversion diagram of the balanced ternary half adder.




Figure 7. The corresponding logic conversion diagram of the balanced ternary half adder. (a) ‘sum’ output part; (b) ‘carry’ output part.

According to the univariate logic function relationship in Table 1, for the ‘sum’ output part, the three logic conversion relationships correspond to the down-spin logic function, F_{20} , the follow-up logic function, F_6 , and the up-spin logic function, F_{16} . For the ‘carry’ output part, the three logical conversion relationships correspond to the logical functions F_5 , F_{14} , and F_{15} . Therefore, it is only necessary to introduce the corresponding univariate logic circuit into circuit design. The LTSpice simulation waveform diagram is given in Figure 8.




Figure 8. Simulation waveform diagram of half adder.

3.2. Balanced Ternary Multiplier

Balanced ternary does not generate carry during multiplication, so it has certain advantages over the unbalanced ternary logic. The multiplier circuits design is as follows: When $A = -1$, the multiplexer selects the L_1 input terminal for the output, According to Tables 1 and 6, F_{22} can be selected to connect the input B and L_1 in the circuit. When $A = 0$, the I_0 terminal of the multiplexer is gated, and now the output terminal outputs a logic '0', so we can directly connect I_0 to the ground. When $A = 1$, the logic value of the output terminal is consistent with the input signal B , so we connect input signal B to the I_1 terminal of the multiplexer in this case. Figure 9 shows the LTSpice simulation waveform diagram of the circuit.




Figure 9. Simulation diagram of multiplier.

3.3. Balanced Ternary Numerical Comparator

As we known, the output of multiplexer equals to L_1 when the input signal A is selected as -1 , that is, $MLE = L_1$. And according to the truth Tables 1 and 6, logic F_{10} performs the some function when input $A = -1$. so F_{10} is selected to connect the input B and L_1 in the circuit. Similarly, logics F_{22} and F_{26} are chosen to perform the corresponding functions when input $A = 0$ and $A = 1$. Figure 10 shows the simulation results for a balanced ternary numerical comparator.




Figure 10. Simulation diagram of numeric comparator.

4. Comparison and Analysis

The number of components using the proposed method are given in Table 8 and are compared with that reported earlier [31]. It is evident that there are significant advantages of the proposed method in terms of the balanced ternary half adder, multiplier, and numerical comparator circuit as the number of circuit components is reduced by 37.8%, 39.5%, and 48.2%, respectively.

Table 8. Comparison of the number of components of the circuits (here, T represents the number of transistors, M represents the number of memristors, and THA, MUL, and MLE are balanced ternary half adders, multipliers, and numerical comparators, respectively).

Method	Components		
	THA	MUL	MLE
Method in This Paper	46 (13T33M)	23 (7T16M)	29 (9T20M)
Multiplexer-Based Method in [31]	74 (10T64M)	38 (10T28M)	56 (10T46M)

A comparison of power consumptions of the circuits in Ref. [31] is also given in Table 9, including static power consumption, average power consumption and dynamic power consumption. The static power consumption shown in this table is the maximum static power consumption value of all the nine input combinations, and the average power consumption is the average static power consumption for every input combination. The dynamic power dissipation was estimated and calculated in accordance with the following formula:

$$P(\text{dynamic}) = |P(\text{max}) - P(\text{avg})| \tag{2}$$

where $P(\text{max})$ means the instantaneous maximum power consumption, and the $P(\text{avg})$ is the average power dissipation, which can be obtained through SPICE simulations.

Table 9. Comparison of power consumption statistics of designed circuits.

Method	Avg. Power (uW)			Static Power (uW)			Dynamic Power (mW)		
	THA	MUL	MLE	THA	MUL	MLE	THA	MUL	MLE
Method in this paper	246.99	72.84	0.31	698 [−1&1]	193 [−1&1]	1.88 [0&−1]	3.61	4.56	1.44
Method in [27]	72.65	72.84	0.56	201 [−1&1]	181 [0&1]	1.51 [0&−1]	5.06	4.59	1.63

It is evident that, there are no significant advantages over the method reported in Ref. [31] for the balanced ternary half adder, multiplier and numerical comparator circuits. Particularly, THA’s static power consumption exceeds about three times that in Ref. [31]. This is because we use three more transistors with relatively higher power consumption than that in Ref. [31]. However, our dynamic power consumption is relatively lower for our present study, showing the significance of the current approach.

5. Conclusions

In summary, a design scheme for a balanced ternary logic circuit based on a memristor and MOS transistor was proposed. At first, the design of a balanced ternary single-variable logic circuit was introduced, including the commonly used three-state to two-state logic and three-state to three-state logic. Then, combined with the balanced ternary multiplexer, several design schemes of application-type combinational logic circuits were proposed, including a balanced ternary half adder, multiplier and numerical comparator. The designed circuits were simulated and further verified using LTSpice. Finally, the proposed

circuit was compared with other design methods. Our results show that the number of components can be significantly reduced using the proposed design method, which could further reduce the complexity of the circuit.

Author Contributions: Conceptualization, X.W.; methodology, X.W., C.D. and X.Z.; software, C.D. and X.Z.; validation, X.W., X.Z. and C.D.; formal analysis, X.Z. and C.D.; investigation, X.Z. and C.D.; resources, X.W.; data accuracy, C.D.; writing—original draft preparation, C.D.; writing—review and editing, X.W., S.K.N. and H.H.-C.I.; supervision, X.W.; project administration, X.W.; funding acquisition, X.W. All authors have read and agreed to the published version of the manuscript.

Funding: This research was funded by the [National Natural Science Foundation of China] grant number [61871429], and the [Natural Science Foundation of Zhejiang Province] grant number [LY18F010012].

Data Availability Statement: The datasets generated and analyzed during the current study are available from the corresponding author on reasonable request.

Acknowledgments: This work was supported in part by the National Natural Science Foundation of China under Grant 61871429, in part by the Natural Science Foundation of Zhejiang Province under Grant LY18F010012.

Conflicts of Interest: The authors declare no conflict of interest.

References

1. Kuhn, K.J. Considerations for ultimate CMOS scaling. *IEEE Trans. Electron Devices* **2012**, *59*, 1813–1828. [\[CrossRef\]](#)
2. Wang, X.Y.; Dong, C.T.; Wu, Z.R.; Cheng, Z.Q. A review on the design of ternary logic circuits. *Chin. Phys. B* **2021**, *30*, 128402. [\[CrossRef\]](#)
3. Sandhie, Z.T.; Ahmed, F.U.; Chowdhury, M.H. Design of ternary logic and arithmetic circuits using GNR-FET. *IEEE Open J. Nanotechnol.* **2020**, *1*, 77–87. [\[CrossRef\]](#)
4. Karmakar, S.; Chandy, J.A.; Jain, F.C. Design of ternary logic combinational circuits based on quantum dot gate FETs. *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.* **2013**, *21*, 793–806. [\[CrossRef\]](#)
5. Yang, J.; Lee, H.; Jeong, J.H.; Kim, T.; Lee, S.H.; Song, T. Circuit-level exploration of ternary logic using memristors and MOSFETs. *IEEE Trans. Circuits Syst. I Regul. Pap.* **2021**, *69*, 707–720. [\[CrossRef\]](#)
6. Wang, X.Y.; Wu, Z.R.; Zhou, P.F.; Iu, H.H.C.; Kang, S.M.; Eshraghian, J.K. FPGA synthesis of ternary memristor-CMOS decoders for active matrix microdisplays. *IEEE Trans. Circuits Syst. I Regul. Pap.* **2022**, *69*, 3501–3511. [\[CrossRef\]](#)
7. Wang, X.Y.; Dong, C.T.; Zhou, P.F.; Nandi, S.K.; Nath, S.K.; Elliman, R.G.; Iu, H.H.C.; Kang, S.M.; Eshraghian, J.K. Low-variance memristor-based multi-level ternary combinational logic. *IEEE Trans. Circuits Syst. I Regul. Pap.* **2022**, *69*, 2423–2434. [\[CrossRef\]](#)
8. Gaudet, V. A survey and tutorial on contemporary aspects of multiple-valued logic and its application to microelectronic circuits. *IEEE J. Emerg. Sel. Top. Circuits Syst.* **2016**, *6*, 5–12. [\[CrossRef\]](#)
9. Kim, S.; Lee, S.Y.; Park, S.; Kim, K.R.; Kang, S. A logic synthesis methodology for low-power ternary logic circuits. *IEEE Trans. Circuits Syst. I Regul. Pap.* **2020**, *67*, 3138–3151. [\[CrossRef\]](#)
10. Lin, S.; Kim, Y.B.; Lombardi, F. CNTFET-Based Design of ternary logic gates and arithmetic circuits. *IEEE Trans. Nanotechnol.* **2011**, *10*, 217–225. [\[CrossRef\]](#)
11. Mondal, B.; Sarkar, P.; Saha, P.K.; Chakraborty, S. Synthesis of balanced ternary reversible logic circuit. In Proceedings of the 2013 IEEE 43rd International Symposium on Multiple-Valued Logic, Toyama, Japan, 22–24 May 2013; pp. 334–339.
12. Beckett, P. Towards a balanced ternary FPGA. In Proceedings of the 2009 International Conference on Field-Programmable Technology, Sydney, NSW, Australia, 9–11 December 2009; pp. 46–53.
13. Toulabinejad, M.; Taheri, M.; Navi, K.; Bagherzadeh, N. Toward efficient implementation of basic balanced ternary arithmetic operations in CNFET technology. *Microelectron. J.* **2019**, *90*, 267–277. [\[CrossRef\]](#)
14. Balla, P.C.; Antoniou, A. Low power dissipation MOS ternary logic family. *IEEE J. Solid-State Circuits* **1984**, *19*, 739–749. [\[CrossRef\]](#)
15. Shreya, S.; Chandel, R. Performance analysis of CNTFET based digital logic circuits. In Proceedings of the 2014 Students Conference on Engineering and Systems, Allahabad, India, 28–30 May 2014; pp. 1–6.
16. Nunez, J.; Quintana, J.M.; Avedillo, M.J. Correct DC operation in RTD-based ternary inverters. In Proceedings of the 2007 2nd IEEE International Conference on Nano/Micro Engineered and Molecular Systems, Bangkok, Thailand, 16–19 January 2007; pp. 860–865.
17. Li, L.; Zhang, Z.H.; Chen, G.H. An area-efficient ternary full adder using hybrid SET-MOS technology. In Proceedings of the 2017 IEEE 17th International Conference on Nanotechnology (IEEE-NANO), Pittsburgh, PA, USA, 25–28 July 2017; pp. 576–578.
18. Mohammed, M.U.; Vijjapuram, R.; Chowdhury, M.H. Novel CNTFET and memristor based unbalanced ternary logic gate. In Proceedings of the 2018 IEEE 61st International Midwest Symposium on Circuits and Systems (MWSCAS), Windsor, ON, Canada, 5–8 August 2018; pp. 1106–1109.

19. Singh, J.; Singh, S.; Paras, N. Design and integration of vertical TFET and memristor for better realization of logical functions. *Silicon* **2023**, *15*, 783–792. [[CrossRef](#)]
20. Dias CD, S.; Marranghello, F.S.; Brum, R.M.; Butzen, P.F. A predictive approach for conditional execution of memristive material implication stateful logic operations. *IEEE J. Emerg. Sel. Top. Circuits Syst.* **2022**, *12*, 878–887. [[CrossRef](#)]
21. Luo, L.; Dong, Z.K.; Hu, X.F.; Wang, L.D.; Duan, S.K. MTL: Memristor ternary logic design. *Int. J. Bifurc. Chaos* **2020**, *30*, 2050222. [[CrossRef](#)]
22. Wang, X.Y.; Li, P.; Jin, C.X.; Dong, Z.K.; Iu, H.H.C. General modeling method of threshold-type multivalued memristor and its application in digital logic circuits. *Int. J. Bifurc. Chaos* **2021**, *31*, 2150248. [[CrossRef](#)]
23. Zhang, Y.J.; Chen, X.H.; Wang, Z.R.; Chen, Q.L.; Liu, G.; Li, Y.; Wang, P.J.; Li, R.W.; Miao, X.S. Implementation of all 27 possible univariate ternary logics with a single ZnO memristor. *IEEE Trans. Electron Devices* **2019**, *66*, 4710–4715. [[CrossRef](#)]
24. El-Slehdar, A.A.; Fouad, A.H.; Radwan, A.G. Memristor-based balanced ternary adder. In Proceedings of the 2013 25th International Conference on Microelectronics (ICM), Beirut, Lebanon, 15–18 December 2013; pp. 1–4.
25. Mohammaden, A.; Fouda, M.E.; Said, L.A.; Radwan, A.G. Memristor-CNTFET based ternary full adders. In Proceedings of the 2020 IEEE 63rd International Midwest Symposium on Circuits and Systems (MWSCAS), Springfield, MA, USA, 9–12 August 2020; pp. 562–565.
26. Soliman, N.S.; Fouda, M.E.; Said, L.A.; Madian, A.H.; Radwan, A.G. Memristor-CNTFET based ternary comparator unit. In Proceedings of the 2018 30th International Conference on Microelectronics (ICM), Sousse, Tunisia, 16–19 December 2018; pp. 148–151.
27. Wang, X.Y.; Zhou, P.F.; Eshraghian, J.K.; Lin, C.Y.; Iu, H.H.C.; Chang, T.C.; Kang, S.M. High-density memristor-CMOS ternary logic family. *IEEE Trans. Circuits Syst. I Regul. Pap.* **2021**, *68*, 264–274. [[CrossRef](#)]
28. Soliman, N.S.; Fouda, M.E.; Radwan, A.G. Memristor-CNTFET based ternary logic gates. *Microelectron. J.* **2018**, *72*, 74–85. [[CrossRef](#)]
29. Soliman, N.; Fouda, M.E.; Alharbi, A.G.; Said, L.A.; Madian, A.H.; Radwan, A.G. Ternary functions design using memristive threshold logic. *IEEE Access* **2019**, *7*, 48371–48381. [[CrossRef](#)]
30. Yang, J.; Lee, H.; Jeong, J.H.; Kim, T.K.; Lee, S.H.; Song, T. A practical implementation of the ternary logic using memristors and MOSFETs. In Proceedings of the 2021 IEEE 51st International Symposium on Multiple-Valued Logic (ISMVL), Nur-sultan, Kazakhstan, 25–27 May 2021; pp. 183–188.
31. Wang, X.; Zhou, J.; Dong, C.; Chen, X.; Nandi, S.K.; Elliman, G.R.; Kang, S.M.; Iu, H.H.C. Memristor-CMOS balanced ternary logic family and its application in digital operational circuit. *arXiv* **2023**, arXiv:2309.01615.

Disclaimer/Publisher’s Note: The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of MDPI and/or the editor(s). MDPI and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content.