Article

# 25-34 GHz Single-Pole, Double-Throw CMOS Switches for a Ka-Band Phased-Array Transceiver 

Sangyong Park ${ }^{1}$, Jeong-Yun Lee ${ }^{1}$, Jong-Yeon Lee ${ }^{1}$, Jong-Ryul Yang ${ }^{2, *}$ (iD and Donghyun Beak ${ }^{1, *}$<br>1 School of Electrical Engineering, Chung-Ang University, Seoul 06974, Korea; 17alchemist@gmail.com (S.P.); lostria1985@gmail.com (J.-Y.L.); asasds@naver.com (J.-Y.L.)<br>2 Department of Electronic Engineering, Yeungnam University, Gyeongbuk-do 38541, Korea<br>* Correspondence: jryang@yu.ac.kr (J.-R.Y.); dhbaek@cau.ac.kr (D.B.); Tel.: +82-53-810-2495 (J.-R.Y.); +82-2-820-5828 (D.B.)

Received: 25 December 2017; Accepted: 26 January 2018; Published: 29 January 2018


#### Abstract

This paper presents two single-pole, double-throw (SPDT) mm-wave switches for Ka-band phased-array transceivers, fabricated with a $65-\mathrm{nm}$ complementary metal oxide semiconductor (CMOS) process. One switch employs cross-biasing (CB) control with a single supply, while the other uses dual-supply biasing (DSB) control with positive and negative voltages. Negative voltages were generated internally, using a ring oscillator and a charge pump. Identical gate and body floated N -type metal oxide semiconductor field effect transistors (N-MOSFETs) in a triple well were used as the switch core transistors. Inductors were used to improve the isolation between the transmitter (TX) and receiver ( RX ), as well as insertion loss, by canceling the parasitic capacitance of the switch core transistors at resonance. The size of the proposed radio frequency (RF) switch is $260 \mu \mathrm{~m} \times 230 \mu \mathrm{~m}$, excluding all pads. The minimum insertion losses of the CB and DSB switches were 2.1 dB at 28 GHz and 1.93 dB at 24 GHz , respectively. Between 25 GHz and 34 GHz , the insertion losses were less than 2.3 dB and 2.5 dB , the return losses were less than 16.7 dB and 17.3 dB , and the isolation was over 18.4 dB and 15.3 dB , respectively. The third order input intercept points (IIP3) of the CB and DSB switches were 38.4 dBm and 39 dBm at 28 GHz , respectively.


Keywords: single-pole-double-throw; CMOS; RF switch; Ka-band; phased-array transceiver; gate-body floating; high isolation

## 1. Introduction

The recent explosive growth of mobile traffic has created a demand for increased bandwidths and faster data rates in telecommunication. As a frequency band candidate for fifth-generation (5 G) communication to solve this traffic increase, not only a band below 6 GHz but also Ka-band communication, especially 28 GHz and 39 GHz , has been attracting attention. Also, for terrestrial-satellite backhaul network communication, 17.7-20.2 GHz for downlink and $27.5-30 \mathrm{GHz}$ for uplink are considered in the Ka-band [1-3]. Due to the short wavelengths corresponding to these frequency bands, compact phased-array antennas can be realized using wafer-scale, on-chip antennas or printed circuit-board antennas, as well as mm-wave, complementary metal oxide semiconductor (CMOS)-integrated circuit technology [4-7]. Many studies on the development of communication systems using multi-antenna array structures with mm-wave bands have been reported [8-12]. The front-end of the phased-array transceiver is usually composed of a single-pole, double-throw (SPDT) switch, low-noise amplifier (LNA), power amplifier (PA), and phase shifters (PS).

The SPDT switch selects the signal path between the antenna (ANT) and receiver (RX), or transmitter (TX), as shown in Figure 1. The time to transmit and receive is divided by the switch, which is called the time-division duplex (TDD) method, in order to share the antenna with the TX
and RX. Since the performance of the switch is critical to the noise figure of the RX, and the output power and efficiency of the TX, low insertion loss and high linearity are required. High isolation is also important, to prevent signal leakage from the TX to the RX. In addition to these characteristics, the area of the chip should be minimized, as many components are employed in a phased array antenna. Although there are many advantages associated with CMOS technology, such as low cost and high levels of integration, some challenges remain in implementing SPDT switches in this manner. The main challenge is achieving high isolation in the off state, and low insertion loss in the on state, simultaneously [13-15]. The $\pi$-network has been widely employed at low frequencies, to enhance isolation, through the addition of shunt switches [16-20]. However, since these shunt switches add additional parasitic capacitances to the signal path, the magnitude of the insertion loss increases, and the operating frequency decreases. Previous works have attempted to reduce parasitic capacitors by using a silicon-on-insulator (SOI) process or by adapting a switch biasing technique. Thus, resonant switch configurations using isolation enhancement (IE) inductors perform better at mm -wave frequencies [21-24]. Although the size is larger than $\pi$-network SPDT, it can be integrated, and the switch performance can be improved in certain mm-wave bands.


Figure 1. Block diagram of the beamforming transceiver. BB: baseband; LO: local oscillator; PS: phase shifters; PA: power amplifier; LNA: low-noise amplifier; SPDT: single-pole, double-throw switch.

In this paper, two types of the SPDT switches for Ka-band phase-array transceivers are presented, in which the inductors are employed to enhance insertion loss and isolation by cancelling out the parasitic capacitances. The switches employ two different control methods, one using a single supply voltage, and one with dual supply voltages. The design of the mm-wave switch is detailed in Section 2, along with the results of simulations. The results of experiments performed to characterize the SPDTs are described in Section 3. A conclusion, as well as a summary of this paper, is detailed in Section 4.

## 2. Design of the Single-Pole, Double-Throw (SPDT) Switch

Figure 2 shows the block diagram of the SPDT, which is composed of two switch cores, isolation enhancement (IE) inductors, $L_{D S}$ to cancel out the parasitic capacitances of the switch cores, three impedance matching circuits for the RX, TX, and ANT ports, and a switch selector. Two types of switch cores were designed: The first switch core employs cross-biasing (CB) control with a single positive supply $\left(V_{D D}\right)$ and ground voltage $(0 \mathrm{~V})$. The gate voltage is defined as $V_{C}$, and the drain and source voltage is defined as $\overline{V_{C}}$, as shown in Figure 3a. Since $\overline{V_{C}}$ varies according to the state of the switch controls $S_{1}$ and $S_{0}$, direct current ( DC )-blocking capacitors, $C_{B}$, are added to the drain and source of the transistor. The other switch core uses dual supply biasing (DSB) control with positive and negative supply voltages $\left(V_{D D},-V_{N N}\right)$, as shown in Figure 3b. These supply voltages control only the gate voltage, $V_{C}$, while the drain and source are grounded, i.e., $V_{S, D}=0 \mathrm{~V}$. The negative supply voltage is generated by an internal negative voltage generator (NVG).


Figure 2. Block diagram of the proposed SPDT switch. ANT: antenna; RX: receiver; TX: transmitter; SW: switch.

(a)

(b)

Figure 3. Schematics of the switch cores with (a) cross-biasing (CB) control and (b) a dual-supply biasing (DSB) control.

The CB technique is to control gate and drain/source voltages simultaneously, by reversing their sign, to turn the switch on or off. The gate to drain/source voltage, $V_{G D, S}$ becomes $V_{D D}$ in the on state, and $-V_{D D}$ in the off state. This negative $V_{G D, S}$ can increase the TX-RX isolation, because the parasitic channel capacitances are reduced, in comparison to a normal biasing (NB) where $V_{G D, S}=0 \mathrm{~V}$ in the off state, due to the fixed drain and source voltage, i.e., $V_{D, S}=0 \mathrm{~V}$. With the DSB technique, the drain and source voltages are fixed to 0 V , as with the NB technique. However, by applying $V_{D D}$ in the on state and $-V_{N N}$ in the off state, a negative $V_{G D, S}$ is applied, as in the CB technique. Thus, high TX-RX isolation is achieved. Since the DC-voltages of the drain and source are fixed to 0 V , no DC-blocking capacitors are required. All the deep-N-well (DNW) nodes are tied to $V_{D D}$, and the substrate node is connected to 0 V . The lowest voltage is good in terms of the power linearity [18]. Thus, the body biases of the CB switch are set to 0 V , and the body biases for the DSB switch are set to $-V_{N N}$.

The substrate resistance of the CMOS process is as small as a few ohms. The noise and interference between transistors occur through the substrate, resulting in a decrease in signal-to-noise ratio (SNR). To reduce this effect, the P-type body of the transistor is separated to an N -type silicon layer, which is called deep-N-well (DNW), as shown in Figure 4. The substrate of the transistor can be modeled as a P-N-P diode with a triple-well structure. In addition, the junction of the drain/source and the body can also be modeled as a diode. In Figures 3 and 4, JDB and JSB are the junction diodes between the drain to body, and source to body, respectively. $\mathrm{J}_{\mathrm{B}-\mathrm{DNW}}$ is the junction diode between the body and DNW, and JDNW-SUB is the junction diode between the DNW and chip substrate, respectively. If the voltage applied to the P-type silicon of the diode is higher than the voltage applied to the N-type silicon, it is conducted. However, in the opposite case, a current does not flow through the diode. It can be modeled as a reverse biased diode and a parallel parasitic capacitor. In Figures 3 and 4,
$C_{G S}$ and $C_{G D}$ are the parasitic capacitances between the gate and source, and the gate and drain, respectively. $C_{S B}$ and $C_{D B}$ are the junction capacitances between the source and body, and drain and body, respectively. The mm-wave-band signal can leak through parasitic capacitors which are caused by junction diodes. All signal paths through these junction diodes to ground (GND) or DC control voltage sources should be alternative current (AC)-floated to block unwanted signal leakages. Hence, $17.7 \mathrm{k} \Omega$ AC-floating resistors, $\mathrm{R}_{\mathrm{F}}$, of are used to the gate, drain, source, body, and DNW, as shown in Figure 3.


Figure 4. Cross-sectional view of the triple-well complementary metal oxide semiconductor (CMOS) transistor. SUB: substrate; DNW: deep-N-well.

The insertion loss and isolation of the switch core in Figure 5a can be defined, according to the switch state, as $\left|S_{21}\right|$. The power delivered to the output port is determined by the impedances of the input and output ports, and the impedance of the source-drain channel $\left(Z_{s w}\right)$. The magnitude of $S_{21}$ can be written as:

$$
\begin{equation*}
\left|S_{21}\right|(\mathrm{dB})=10 \log \left(\frac{2 R_{0}}{2 R_{0}+\left|Z_{s w}\right|}\right)^{2} \tag{1}
\end{equation*}
$$

where $R_{0}$ is the input and output port impedance of $50 \Omega$ [17]. The IE inductor, $L_{D S}$, is introduced to remove the reactance component of the $Z_{s w}$, which is defined as:

$$
\begin{equation*}
Z_{s w}=R_{c h}\left\|j \omega L_{D S}\right\| \frac{1}{j \omega C_{e q}} . \tag{2}
\end{equation*}
$$

In Figure $5 \mathrm{~b}, R_{c h}$ is the channel resistance of the transistor, which is greater than the impedance of the blocking capacitance, $C_{B}$, at operating frequency. $C_{e q}$ is the effective capacitance of the source and drain, which is expressed as,

$$
\begin{equation*}
C_{e q}=\frac{C_{G S} C_{D S}}{C_{G S}+C_{D S}}+\frac{C_{S B} C_{D B}}{C_{S B}+C_{D B}} \tag{3}
\end{equation*}
$$

The IE inductance is designed such that the inductor resonates at the operating frequency, to cancel the effective parasitic capacitance of the transistor. Figure 6 show the simulated insertion loss and isolation results of the CB switch core when all the inductors ( $L_{D S}, L_{T R X}, L_{A N T}$ ) are assumed to be ideal, with infinite Q-factor, and the total gate width of the switching transistor is $128 \mu \mathrm{~m}$. Since the channel capacitance is canceled out at resonance, the isolation improves from -11 dB to -38 dB . The insertion loss also improves from -1.1 dB to -0.78 dB , due to the reduction of the channel capacitance. The switches are designed such that maximum isolation occurs at a target frequency of 28 GHz . Reducing the Q-factor of the IE inductor widens the switch bandwidth. However, the loss and isolation performance will decrease.


Figure 5. (a) Schematic and (b) alternative current (AC)-model of the cross-biasing (CB) switch core with isolation enhancement (IE) inductor.


Figure 6. Simulated insertion losses and isolations using the IE inductor, $L_{D S}$.

The CB selector in Figure 7a consists of a two-bit decoder and inverters. The DSB selector in Figure 7 b requires a negative voltage, $-V_{N N}$, which is generated by an NVG. The NVG comprises a ring oscillator (OSC), a negative charge pump (CP), and two level shifters (LVS). The oscillator charges the capacitors, $C_{C P}$, which have a capacitance of 2.3 pF . Negative charges from the capacitors are transferred to the output node of the CP , generating $-V_{N N}$. The oscillation frequency of the OSC is set to 350 MHz . The estimated settling time is 380 ns , with $-V_{N N}=-836 \mathrm{mV}$, as shown in Figure 8. The level shifter changes the control voltages from $V_{D D}$ and 0 , to $\mathrm{V}_{\mathrm{DD}}$ and $-V_{N N}$. The total static current consumption of the NVG is $150 \mu \mathrm{~A}$.

(a)

Figure 7. Cont.

(b)

Figure 7. Schematics of the (a) CB switch selector, and (b) the DSB switch selector, including the negative voltage generator.


Figure 8. Transient simulation result of the output voltage of negative voltage generator (NVG).

Table 1 shows the switch control voltages according to the control mode and selector. For the CB switch selector, when both $\mathrm{S}_{0}$ and $\mathrm{S}_{1}$ are set high or low, the switch control voltages ( $V_{c 1 \_C B}$ and $V_{c 2 \_C B}$ ) become 0 V and block all RF signals. When $\mathrm{S}_{0}$ is high and $\mathrm{S}_{1}$ is low, $V_{c 1}$ is given by $V_{D D}$, and $V_{c 2}$ goes to 0 V . In contrast, when $\mathrm{S}_{0}$ is low and $\mathrm{S}_{1}$ is high, $V_{c 1}$ and $V_{c 2}$ become 0 V and $V_{D D}$, respectively. The DSB switch selector turns off the switch in two ways. When both $\mathrm{S}_{0}$ and $\mathrm{S}_{1}$ are set as low, the switch control voltages ( $V_{c 1 \_D S B}$ and $V_{c 2_{-} D S B}$ ) become $-V_{N N}$. Alternatively, both $\mathrm{S}_{0}$ and $\mathrm{S}_{1}$ are set to high to turn off the NVG by blocking the oscillator current source and setting the control voltages to 0 V . When $\mathrm{S}_{0}$ is high and $\mathrm{S}_{1}$ is low, $V_{c 1}$ goes to $V_{D D}$ and $V_{c 2}$ goes to $-V_{N N}$. In contrast, when $\mathrm{S}_{0}$ is low and $\mathrm{S}_{1}$ is high, $V_{c 1}$ and $V_{c 2}$ become $-V_{N N}$ and $V_{D D}$, respectively.

Table 1. Switch control voltages according to switch control mode. NVG: negative voltage generator.

| Select Signal |  | CB (Cross-Biasing) |  | DSB (Dual-Supply Biasing) |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{S}_{1}$ | $\mathrm{~S}_{0}$ | $V_{c 1}$ | $V_{c 2}$ | $V_{c 1}$ | $V_{c 2}$ | NVG |
| 0 | 0 | 0 | 0 | $-V_{N N}$ | $-V_{N N}$ | On |
| 0 | 1 | $V_{D D}$ | 0 | $V_{D D}$ | $-V_{N N}$ | On |
| 1 | 0 | 0 | $V_{D D}$ | $-V_{N N}$ | $V_{D D}$ | On |
| 1 | 1 | 0 | 0 | 0 | 0 | Off |

The top view of the layout of the proposed CB and DSB SPDT switches, which displays the inductors and ground planes, is illustrated in Figure 9. Both switches are identical, with the exception of the switch cores. All the active circuits are concentrated on the area of the core. Interference between the active devices and the inductors, through electromagnetic coupling, is minimized by separating the switch core from the inductors. The electro-magnetic (EM) characteristics were extracted using Sonnet, a $2.5-\mathrm{D}$ EM simulator. Excluding the core circuit, all the inductors, metal connections, pads and ground planes except the core circuit were included in the EM simulation, to reduce the differences between the results from simulations and measurements. The inductance and Q-factor of $L_{D S}$ were simulated as 643.5 pH and 21.6 at 28 GHz , respectively. The simulated inductance of $L_{T R X}$ was 212.6 pH , and the Q-factor was 14.9 , at 28 GHz . The simulated inductance and Q -factor of $L_{A N T}$ were 208.1 pH and 13.7 at 28 GHz , respectively.


Figure 9. Top view of the layout of the switch.

The contribution to the total insertion losses of the proposed switches was analyzed. Figure 10a shows the simulated insertion loss of the CB SPDT switch. The insulation loss at 28 GHz is 1.92 dB , of which $40.6 \%$ occurred in the core cell, $21 \%$ occurred in the transceiver (TRX) matching circuit, and $38.4 \%$ occurred in the antenna matching circuit, as shown Figure 10b. Figure 11a shows the simulation insertion loss of the proposed DSB SPDT switch. The insulation loss at 28 GHz is 1.93 dB , of which $41.3 \%$ occurred in the core cell, $20.9 \%$ occurred in the TRX matching circuit, and $37.8 \%$ occurred in the antenna matching circuit.


Figure 10. (a) Simulated insertion loss of a CB switch, and (b) insertion loss contribution at 28 GHz .


Figure 11. (a) Simulated insertion loss of a DSB switch, and (b) insertion loss contribution at 28 GHz .

## 3. Implementation and Measured Results

The proposed SPDT CMOS switches were fabricated using a 1P8M 65-nm CMOS process. Figure 12a,b show microphotographs of the proposed Ka-band CB and DSB SPDT switches, which have identical pads and inductors- $L_{D S}, L_{A N T}$, and $L_{T R X}$ —and differ only in the core area. The total size of the chip, including all the pads, is $460 \mu \mathrm{~m} \times 520 \mu \mathrm{~m}$, and the area of the switch is $260 \mu \mathrm{~m} \times 230 \mu \mathrm{~m}$. All control pads, except the RF ports, were protected against electrostatic discharge (ESD). The test chips were glued to a printed circuit board and RF signals were connected directly to the measuring equipment using a ground-signal-ground (GSG) with a nominal impedance of $50 \Omega$. A supply voltage of 1 V was used for switch control. Small-signal measurements were recorded using a Keysight PNA E8363C network analyzer (Keysight, Santa Rosa, CA, U.S.). The linearity performances were measured by a Keysight N9030A spectrum analyzer (Keysight, Santa Rosa, CA, U.S.) and two E8257D signal sources (Keysight, Santa Rosa, CA, U.S.) with a power combiner.


Figure 12. Microphotographs of (a) the CB SPDT switch and (b) DSB SPDT switch.

Figure 13 shows the simulated and measured insertion losses and isolation performances of the CB and DSB switches. The loss from the GSG pads and interconnection line between the pads and the core switch, which was compensated, was about 0.3 dB . The measured insertion losses of the CB switch was less than 2.3 dB between 25 GHz and 34 GHz . The minimum insertion loss was 2.1 dB at 28 GHz . The results from the measurements and simulations were in good agreement, with a difference of less than 0.6 dB . The maximum isolation measured was -32 dB , and achieved at 27 GHz , as intended. As shown in Figure 13a, the measured isolation was greater than 19 dB , between 25 GHz and 34 GHz . With the DSB switch, between 25 GHz and 34 GHz , the measured insertion loss was less than 2.5 dB , which was slightly higher than with the CB switch, because the magnitude of the internally generated negative supply voltage, $V_{N N}$, was smaller than $V_{D D}$. The minimum insertion loss was 1.93 dB at 24.4 GHz . The results from the measurements and simulations were in good agreement,
with a difference of less than 0.6 dB . As shown in Figure 13b, the measured isolation was greater than 16 dB , between 25 GHz and 34 GHz . The minimum isolation measured was -34.81 dB , occurring at 30 GHz . Figure 14a,b shows that both the CB and DSB switches had very low return losses, which were less than 17 dB in the operating bandwidth.


Figure 13. Insertion losses and isolations of (a) the CB SPDT switch and (b) DSB SPDT switch.


Figure 14. Return losses of (a) the CB SPDT switch and (b) DSB SPDT switch.

Figure $15 \mathrm{a}, \mathrm{b}$ shows the output powers of the fundamental tones and third order intermodulation tones of the CB and DSB switches, respectively, according to the two-tone input power. Due to the lack of a high power mm-wave signal source, the input power was limited to 10 dBm . The third order input intercept (IIP3) points were calculated using two-tone signals at the frequency of 28 GHz . Each tone power was 7 dBm and the tone spacing was 100 MHz . The measured IIP3s of the CB and DSB switches were 38.4 dBm and 39 dBm , respectively.


Figure 15. Linearity performances of (a) the CB SPDT switch and (b) DSB SPDT switch with respect to the input power at 28 GHz .

## 4. Conclusions

In this paper, two SPDT mm-wave switches for Ka-band beamforming applications were proposed, which were fabricated using a 65 nm CMOS process: Two types of switch core circuit, one controlled using a CB technique, and the other by a DSB technique, were also proposed. By connecting an IE inductor for canceling out parasitic capacitances of the switch core at resonance, the isolation performance of the switches can be improved, as well as the insertion loss, without additional shunt switches. The core size of the proposed RF switch, excluding all pads, was $260 \mu \mathrm{~m} \times 230 \mu \mathrm{~m}$. The measured insertion losses of the CB switch and the DSB switch were below 2.3 dB and 2.5 dB , respectively, between 25 GHz and 34 GHz . The measured return losses of the CB and DSB switches were below 16.7 dB and 17.3 dB , and the isolation of the switches was less than 18.4 dB and 15.3 dB , respectively, in the bandwidth. The IIP3s of the switches were 38.4 dBm and 39 dBm , respectively, at 28 GHz .

Acknowledgments: This work was supported by Basic Science Research Program through the National Research Foundation of Korea (NRF) funded by the Ministry of Education (NRF-2017R1D1A1B03035656) and the Chung-Ang University Graduate Research Scholarship in 2016.
Author Contributions: Sangyong Park conceived and designed the circuit, performed the experiments and wrote the manuscript; Jeong-Yun Lee and Jong-Yeon Lee drew the layout of the circuits and analyzed the experimental data. Jong-Ryul Yang modified the article. Donghyun Baek participated in research plan development, suggested the idea, and revised the manuscript. All authors have contributed to the manuscript.
Conflicts of Interest: The authors declare no conflict of interest.

## References

1. Ziaragkas, G.; Poziopoulou, G.; Núñez-Martínez, J.; Hortigüela, J.B.; Moreno, I.; Tsinos, C.; Maleki, S.; Sharma, S.K.; Alodeh, M.; Chatzinotas, S. SANSA—Hybrid terrestrial-satellite backhaul network: Scenarios, use cases, KPIs, architecture, network and physical layer techniques. Int. J. Satell. Commun. Netw. 2017, 35, 379-405. [CrossRef]
2. Artiga, X.; Vázquez, M.Á.; Pérez-Neira, A.; Tsinos, C.; Lagunas, E.; Chatzinotas, S.; Ramireddy, V.; Steinmetz, C.; Zetik, R.; Ntougias, K.; et al. Spectrum sharing in hybrid terrestrial-satellite backhaul networks in the Ka band. In Proceedings of the European Conference on Networks and Communications (EuCNC), Oulu, Finland, 12-15 June 2017; pp. 1-5.
3. Lagunas, E.; Maleki, S.; Lei, L.; Tsinos, C.; Chatzinotas, S.; Ottersten, B. Carrier allocation for Hybrid Satellite-Terrestrial Backhaul networks. In Proceedings of the IEEE International Conference on Communications Workshops (ICC Workshops), Paris, France, 21-25 May 2017; pp. 718-723.
4. Kibaroglu, K.; Sayginer, M.; Rebeiz, G.M. An ultra low-cost 32-element 28 GHz phased-array transceiver with 41 dBm EIRP and 1.0-1.6 Gbps 16-QAM link at 300 meters. In Proceedings of the 2017 IEEE Radio Frequency Integrated Circuits Symposium (RFIC), Honolulu, HI, USA, 4-6 June 2017; pp. 73-76.
5. Han, J.; Kim, J.; Park, J.; Kim, J. A Ka-band 4-ch bi-directional CMOS T/R chipset for 5 G beamforming system. In Proceedings of the 2017 IEEE Radio Frequency Integrated Circuits Symposium (RFIC), Honolulu, HI, USA, 4-6 June 2017; pp. 41-44.
6. Koh, K.-J.; Rebeiz, G.M. A millimeter wave ( $40-45 \mathrm{GHz}$ ) 16 -element phased-array transmitter in $0.18-\mu \mathrm{m}$ SiGe BiCMOS technology. IEEE J. Solid-State Circuits 2009, 44, 1498-1509. [CrossRef]
7. Gahley, R.; Basu, B. A time modulated printed dipole antenna array for beam steering application. Int. J. Antennas Propag. 2017, 3687293. [CrossRef]
8. Ayach, O.E.; Rajagopal, S.; Abu-Surra, S.; Pi, Z.; Heath, R.W. Spatially sparse precoding in millimeter wave MIMO systems. IEEE Trans. Wirel. Commun. 2014, 13, 1499-1513. [CrossRef]
9. Alkhateeb, A.; Ayach, O.E.; Leus, G.; Heath, R.W. Channel estimation and hybrid precoding for millimeter wave cellular systems. IEEE J. Sel. Top. Signal Process. 2014, 8, 831-846. [CrossRef]
10. Tsinos, C.G.; Maleki, S.; Chatzinotas, S.; Ottersten, B. Hybrid analog-digital transceiver designs for cognitive radio millimiter wave systems. In Proceedings of the 50th Asilomar Conference on Signals, Systems and Computers, Pacific Grove, CA, USA, 6-9 November 2016; pp. 1785-1789.
11. Tsinos, C.G.; Maleki, S.; Chatzinotas, S.; Ottersten, B. On the energy-efficiency of hybrid analog-digital transceivers for large antenna array systems. In Proceedings of the IEEE International Conference on Communications (ICC), Paris, France, 21-25 May 2017; pp. 1-7.
12. Tsinos, C.G.; Maleki, S.; Chatzinotas, S.; Ottersten, B. On the energy-efficiency of hybrid analog-digital transceivers for single- and multi-carrier large antenna array systems. IEEE J. Sel. Areas Commun. 2017, 35, 1980-1995. [CrossRef]
13. Ha, B.W.; Seo, C.W.; Cho, C.S.; Kim, Y.-J. Wideband high-isolation SPDT RF switch in $0.18-\mu \mathrm{m}$ SiGe BiCMOS technology. Analog Integr. Circuits Signal Process. 2016, 87, 11-19. [CrossRef]
14. Li, Q.; Zhang, Y.P. CMOS TR switch design: Towards ultra-wideband and higher frequency. IEEE J. Solid-State Circuits 2007, 42, 563-570. [CrossRef]
15. Uzunkol, M.; Rebeiz, G. A low-loss 50-70 GHz SPDT switch in 90 nm CMOS. IEEE J. Solid-State Circuits 2010, 45, 2003-2007. [CrossRef]
16. Jin, Y.; Nguyen, C. Ultra-compact high-linearity high-power fully integrated DC-20-GHz 0.18- $\mu \mathrm{m}$ CMOS T/R switch. IEEE Trans. Microw. Theory Tech. 2007, 55, 30-36. [CrossRef]
17. Huang, F.J.; O, K.K. Single-pole double-throw CMOS switches for $900-\mathrm{MHz}$ and $2.4-\mathrm{GHz}$ applications on p- Silicon substrates. IEEE J. Solid-State Circuits 2004, 39, 35-41. [CrossRef]
18. Yoon, S.; Kim, J.; Ha, K.; Baek, D. A fully integrated 33.8-dBm bulk CMOS T/R switch with a negative-voltage switch controller. Analog Integr. Circuits Signal Process. 2013, 77, 557-565. [CrossRef]
19. Han, J.; Kim, J.; Baek, D. X-Band 6-bit phase shifter with low RMS phase and amplitude errors in $0.13-\mu \mathrm{m}$ CMOS technology. J. Semicond. Technol. Sci. 2016, 16, 511-519. [CrossRef]
20. Im, D.; Kim, B.-K.; Im, D.-K.; Lee, K. A stacked-FET linear SOI CMOS cellular antenna switch with an extremely low-power biasing strategy. IEEE Trans. Microw. Theory Tech. 2015, 63, 1964-1977. [CrossRef]
21. Min, B.-W.; Rebeiz, G.M. Ka-Band low-loss and high-isolation switch design in $0.13-\mu \mathrm{m}$ CMOS. IEEE Trans. Microw. Theory Tech. 2008, 56, 1364-1371. [CrossRef]
22. Park, P.; Shin, D.H.; Yue, C.P. High-linearity CMOS T/R switch design above 20 GHz using asymmetrical topology and ac-floating bias. IEEE Trans. Microw. Theory Tech. 2009, 57, 948-956. [CrossRef]
23. Byeon, C.W.; Park, C.S. Design and analysis of the millimeter-wave SPDT switch for TDD applications. IEEE Trans. Microw. Theory Tech. 2013, 61, 2858-2864. [CrossRef]
24. Liu, C.; Li, Q.; Li, Y.; Deng, X.-D.; Tang, H.; Wang, R.; Liu, H.; Xiong, Y.-Z. A Ka-band single-chip SiGe BiCMOS phased-array transmit/receive front-end. IEEE Trans. Microw. Theory Tech. 2016, 64, 3667-3677. [CrossRef]
