



## Article

# Trench FinFET Nanostructure with Advanced Ferroelectric Nanomaterial HfZrO<sub>2</sub> for Sub-60-mV/Decade Subthreshold Slope for Low Power Application

Siao-Cheng Yan , Chen-Han Wu , Chong-Jhe Sun, Yi-Wen Lin, Yi-Ju Yao and Yung-Chun Wu \*

Department of Engineering and System Science, National Tsing Hua University, Hsinchu 30013, Taiwan; jeff910029@gmail.com (S.-C.Y.); jackyw0512@gmail.com (C.-H.W.); jj199658@gmail.com (C.-J.S.); da373816w@gmail.com (Y.-W.L.); yiju0410@gmail.com (Y.-J.Y.)

\* Correspondence: ycwu@ess.nthu.edu.tw

**Abstract:** Ferroelectric fin field-effect transistors with a trench structure (trench Fe-FinFETs) were fabricated and characterized. The inclusion of the trench structures improved the electrical characteristics of the Fe-FinFETs. Moreover, short channel effects were suppressed by completely surrounding the trench channel with the gate electrodes. Compared with a conventional Fe-FinFET, the fabricated trench Fe-FinFET had a higher on–off current ratio of  $4.1 \times 10^7$  and a steep minimum subthreshold swing of 35.4 mV/dec in the forward sweep. In addition, the fabricated trench Fe-FinFET had a very low drain-induced barrier lowering value of 4.47 mV/V and immunity to gate-induced drain leakage. Finally, a technology computer-aided design simulation was conducted to verify the experimental results.

**Keywords:** FinFET; FeFET; hafnium zirconium oxide; steep slope; trench



**Citation:** Yan, S.-C.; Wu, C.-H.; Sun, C.-J.; Lin, Y.-W.; Yao, Y.-J.; Wu, Y.-C. Trench FinFET Nanostructure with Advanced Ferroelectric Nanomaterial HfZrO<sub>2</sub> for Sub-60-mV/Decade Subthreshold Slope for Low Power Application. *Nanomaterials* **2022**, *12*, 2165. <https://doi.org/10.3390/nano12132165>

Academic Editors: Dong-Joo Kim and Alain Pignolet

Received: 19 May 2022

Accepted: 21 June 2022

Published: 23 June 2022

**Publisher's Note:** MDPI stays neutral with regard to jurisdictional claims in published maps and institutional affiliations.



**Copyright:** © 2022 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (<https://creativecommons.org/licenses/by/4.0/>).

## 1. Introduction

Since no additional power supply is available, power consumption is the major concern for conventional complementary metal–oxide–semiconductor (CMOS) based integrated circuits for wearable applications. The wearable devices are supposed to operate in an intermittent mode; thus, the power consumption of the wearable devices will be dominated by standby leakage power [1,2]. To suppress current leakage and maintain the drive current and dynamic performance, the subthreshold swing (SS) must be reduced to maintain the high on–off current ratio. However, the Boltzmann limitation of SS [3,4] is inevitable for traditional metal–oxide–semiconductor field-effect transistors (MOSFETs) and strongly limits the reduction of power consumption. For Internet of Things (IoTs), wearable electronics, and next-generation technology node applications, electronic components with ultralow power consumption and high performance must be developed. Therefore, ferroelectric field-effect transistors (FeFETs) with doped HfO<sub>2</sub> thin films [5–7] as the gate insulator have become a promising solution for overcoming the fundamental thermionic limit of SS ( $\approx 60$  mV/dec) of MOSFETs. The HfO<sub>2</sub> thin films represent the state-of-the-art gate insulator for essentially all high-k metal-gate process nodes. By modifying the gate insulator to ferroelectric doped HfO<sub>2</sub>, numerous experimental FeFETs have achieved an SS of  $< 60$  mV/dec due to the negative capacitance (NC) effect [8–14]. Accordingly, nanomaterials doped with HfO<sub>2</sub> are suitable for devices for low power applications such as wearable electronics and IoTs.

The ferroelectric fin field-effect transistor (Fe-FinFET) is the most promising candidate for near-future applications, which combines the state-of-the-art technology node and the ferroelectric gate insulator. To further improve its performance, an Fe-FinFET with a trench structure (trench Fe-FinFET) is proposed in this work. Most FETs with a trench structure produced to date [15–18] have been designed as junctionless, ultra-thin channel transistors

to ensure that the channel is fully depleted and to suppress short channel effects (SCEs). However, this design may result in degraded carrier mobility [19] and lower on current ( $I_{ON}$ ). In this work, we integrated a trench structure into a Fe-FinFET to suppress SCEs and gain the advantages of the trench structure. Furthermore, a trench channel with higher thickness and an inversion-mode-type FET were designed to prevent the aforementioned drawbacks. Technology computer-aided design (TCAD) simulations were also conducted to verify the experimental results and understand the device physics.

## 2. Device Fabrication

Figure 1a,b present the schematics and the process flows of the trench Fe-FinFET and conventional Fe-FinFET, respectively. The trench Fe-FinFET devices have a trench structure channel, which was realized with an additional etching after fin shape definition. Both the trench Fe-FinFET and Fe-FinFET devices were fabricated on p-type 65-nm-thick monocrystalline silicon/145-nm-thick buried  $\text{SiO}_2$ /Si substrate on 8-inch silicon-on-insulator wafers. First, the active region with a fin width ( $F_W$ ) of 40 nm was defined by electron-beam lithography (EBL), and the fin shape was transferred by transformer-coupled plasma (TCP) etching. The etch process condition for Si was optimized with HBr flow of 450 sccm,  $\text{O}_2$  flow of 2 sccm, chamber pressure of 10 mTorr, TCP RF power of 700 W, and bias RF power of 80 W.





Figure 1. Schematics and process flows of (a) the trench Fe-FinFET and (b) conventional Fe-FinFET.


For the trench Fe-FinFET devices, the trench structure with a length of 100 nm was patterned with an additional mask, and the Si was subsequently thinned to 14 nm by anisotropic etching (Figure 3). After RCA cleaning, a chemical oxide interfacial layer (IL) was formed with  $\text{H}_2\text{O}_2$ , and a 5-nm-thick  $\text{HfZrO}_2$  (HZO) ferroelectric layer was deposited by atomic layer deposition at 250 °C with supercycles of layer-by-layer  $\text{HfO}_2$  and  $\text{ZrO}_2$ .  $\text{Hf}(\text{N}(\text{CH}_3)_2)_4$  (TDMAH),  $\text{Zr}(\text{N}(\text{CH}_3)_2)_4$  (TDMAZ), and  $\text{O}_2$  plasma were used as the Hf precursor, Zr precursor, and oxygen source, respectively. Subsequently, an 80-nm-thick TaN layer was deposited as the gate electrode using ULVAC ENTRON W200 sputter (ULVAC, Chigasaki, Japan) with a DC power of 300 W, Ar flow of 20 sccm, and  $\text{N}_2$  flow of 2 sccm. The gate region with a series of gate lengths ( $L_G$ ) from 250 to 400 nm was patterned with EBL and TCP etching. The etch process condition for TaN was with  $\text{Cl}_2$  flow of 70 sccm,  $\text{SF}_6$  flow of 30 sccm, chamber pressure of 10 mTorr, TCP RF power of 600 W, and bias RF power of 100 W. After gate patterning, self-aligned implantation with P at a dosage of  $1 \times 10^{15} \text{ cm}^{-2}$  and 10 keV was performed to form the N+ source (S) and drain (D). Finally, the ferroelectric layer crystallization and dopant activation were simultaneously performed by rapid thermal annealing (RTA) at 500 °C for 30 s.

### 3. Results and Discussion

Figure 2 presents a three-dimensional atomic force microscopy (AFM) (Bruker, Billerica, MA, USA) image of the active region with the trench structure of a fabricated device. The AFM image reveals that the Si surface maintained its smoothness after trench etching. Figure 3a presents an A–A' cross-sectional transmission electron microscopy (TEM) (Thermo Scientific, Waltham, MA, USA) image of the fabricated trench Fe-FinFET device. Figure 3b presents the two-dimensional energy-dispersive X-ray spectroscopy mapping of the element distribution for the fabricated device. Figure 3c presents the zoomed in TEM image of the HZO/ $\text{SiO}_2$ /Si interface. As shown in the TEM image, the ferroelectric HZO layer was well crystallized after RTA. The minimum thickness of Si in the trench was 14 nm, and the thickness of the HZO layer was 5 nm; these layers were separated by a chemical oxide IL with thickness approximately 1 nm. To ensure that the trench channel could be completely wrapped by the gate electrode to achieve better gate control ability [17], the trench length ( $L_T$ ) was set to 100 nm, and  $L_G$  was varied to be between 250 and 400 nm. Figure 3d,e present the enlarged view of the TaN gate and the diffraction pattern of TaN, respectively. The TEM image and diffraction pattern indicate that the TaN gate was polycrystalline, and the resistivity of TaN was approximately  $300 \mu\Omega \cdot \text{cm}$ , characterized by the four-probe method.




**Figure 2.** Three-dimensional AFM image of the active region and trench of a fabricated trench Fe-FinFET.



**Figure 3.** (a) TEM image of a fabricated Fe-FinFET device with 14-nm-thick trench,  $L_T$  of 100 nm,  $L_G$  of 250 nm, and HZO thickness of 5 nm. (b) Two-dimensional energy-dispersive X-ray spectroscopy mapping of the element distribution. (c) Enlarged view of the HZO/SiO<sub>2</sub>/Si interface. (d) Enlarged view of the TaN gate. (e) Diffraction pattern of the TaN layer.

To prove the ferroelectric behavior of the 5-nm-thick ferroelectric layer, grazing incident X-ray diffraction (GIXRD) (PANalytical, Malvern, United Kingdom) and positive-up-negative-down (PUND) measurement were performed. Figure 4a presents the GIXRD analysis of the 5-nm-thick HZO film annealed at 500 °C for 30 s. The GIXRD pattern of ALD HZO showed strong peaks at approximately 30° and 35° that corresponded to the ferroelectric orthorhombic phase with space group Pbc2<sub>1</sub> [20]. Figure 4b presents the polarization–voltage ( $P$ – $V$ ) curve measured by the PUND method for the metal/ferroelectric/insulator/semiconductor (MFIS) capacitor with 5 nm HZO after RTA at 500 °C for 30 s, which was the


same condition as used for the fabricated devices. It is worth mentioning that under PUND measurement, applying positive pulses to the TaN top electrode for positive polarization measurement would create a depletion region generated from the p-type semiconductor and cause a voltage drop in the Si substrate [21]. Therefore, the actual voltage and polarization response for the positive polarization cannot be truly reflected. To prevent the depletion effect, only the negative polarization measurement was considered, as shown in Figure 4b. The negative remanent polarization ( $P_r$ ) for the MFIS capacitor was  $9.34 \mu\text{C}/\text{cm}^2$ , and the detected  $P_r$  in the MFIS capacitor was attributed to the non-centrosymmetric o-phase.



**Figure 4.** (a) The GIXRD pattern of 5-nm-thick HZO shows the orthorhombic phase in HZO film. (b)  $P$ - $V$  characteristic for the MFIS capacitor with 5 nm HZO.


Figure 5a,b present the transfer  $I_D$ - $V_G$  curves of the fabricated trench Fe-FinFET and Fe-FinFET, respectively. The  $I_D$ - $V_G$  curves, including the forward and reverse sweeps, were determined for the Fe-FinFETs with  $F_W = 40 \text{ nm}$  and  $L_G = 250 \text{ nm}$  at  $V_D = 0.1 \text{ V}$ , and  $I_D$  was normalized by the fin width ( $F_W$ ). The average SS ( $SS_{\text{avg}}$ ) was  $67.7 \text{ mV}/\text{dec}$  over the whole subthreshold region, and a minimum SS in the forward sweep ( $SS_{\text{for min}}$ ) of  $35.4 \text{ mV}/\text{dec}$  was achieved with the trench Fe-FinFET. Because the trench structure produces a strong NC effect, the trench Fe-FinFET has a much smaller minimum SS value than the conventional Fe-FinFET does. Furthermore, the experimental results indicated that the trench Fe-FinFET also has a higher  $I_{\text{ON}}$  and lower off current ( $I_{\text{OFF}}$ ) than the conventional Fe-FinFET. A high on-off current ratio of  $4.1 \times 10^7$  in the forward sweep was measured for the trench Fe-FinFET, and the  $I_{\text{OFF}}$  of the trench Fe-FinFET was almost one order of magnitude smaller than that of the conventional Fe-FinFET. Despite the  $SS_{\text{avg}}$  extracted from the whole range of subthreshold region being approximately  $70 \text{ mV}/\text{dec}$  for the trench Fe-FinFET, the steep slope region still results in a lower off current and a larger on-off current ratio. Notably, when applying the gate voltage from negative to positive on the gate of an n-type transistor with a ferroelectric layer, the dipoles in the ferroelectric layer would flip down and attract the electrons to the channel, therefore reducing the  $V_T$  value [22]. The reverse sweep might be the left shift. However, the charge trapping effect may dominate and compensate for the  $V_T$  shift of ferroelectric polarization switching and result in a clockwise hysteresis, as shown in the conventional Fe-FinFET in Figure 5b. The electric field enhancement of the trench Fe-FinFET attributed to the trench structure benefits dipole flipping and the

ferroelectric behavior would dominate, hence causing a counterclockwise hysteresis, as shown in Figure 5a.



**Figure 5.** Transfer  $I_D$ - $V_G$  curves ( $L_G = 250$  nm,  $F_W = 40$  nm, and  $V_D = 0.1$  V) of fabricated (a) trench and (b) conventional Fe-FinFETs, including forward and reverse sweeps. The sweep directions are indicated by the arrows on the plot.

For a more complete comparison of the electrical characteristics between the trench Fe-FinFET and conventional Fe-FinFET, the statistics of the  $SS_{avg}$  values and on-off current ratio of the fabricated devices with  $L_G = 250$ , 320, and 400 nm are shown in Figure 6. The  $SS_{avg}$  of the trench Fe-FinFET was slightly lower than that of the conventional Fe-FinFET because of the better gate control ability. Furthermore, the  $SS_{avg}$  decreased as the  $L_G$  varied from 250 to 400 nm for both the trench Fe-FinFET and conventional Fe-FinFET. This is because of the larger  $L_G$  dimensions, and the lower influence of the SCEs on the devices, therefore leading to a smaller  $SS_{avg}$  value. However, the trench Fe-FinFET devices had a steep slope region below 60 mV/dec because of the stronger NC effect. On the other hand, the conventional Fe-FinFET devices exhibited  $SS_{min}$  values of around 60 mV/dec. The steep slope region of the trench Fe-FinFET caused a lower off current and was reflected in the on-off current ratio. Most of the trench Fe-FinFET devices exhibited a larger on-off current ratio at  $V_D = 0.1$  V than the conventional Fe-FinFET devices under the same  $L_G$  dimension. Furthermore, despite the large  $L_G$  dimension that would decrease the on current, the on-off current ratio still slightly increased with  $L_G$  varying from 250 to 400 nm, both in the trench Fe-FinFET and conventional Fe-FinFET. The larger on-off current ratio in large  $L_G$  devices can be attributed to the lower off current.



**Figure 6.** Statistical analysis of  $SS_{avg}$  and on-off current ratio with  $L_G = 250, 320,$  and  $400$  nm for the trench Fe-FinFET and the conventional Fe-FinFET.

Figure 7a,b present the  $I_D-V_G$  curves at  $V_D = 0.1, 0.5,$  and  $1$  V for the fabricated trench Fe-FinFET and Fe-FinFET, respectively; both Fe-FinFETs had  $L_G = 400$  nm.  $V_T$  was determined at a constant current of  $10^{-7}$  A/ $\mu$ m. Both devices had high immunity to drain-induced barrier lowering (DIBL) values of 4.47 and 36.5 mV/V for the trench and conventional Fe-FinFETs, respectively. The FinFET is a structure well known for suppressing SCEs [23]. In this work, a thin Si trench was wrapped around the gate electrode of the trench Fe-FinFET, further preventing the electric field from penetrating from the drain to the source and therefore reducing the DIBL. Moreover, the trench Fe-FinFET device has lower  $I_{OFF}$  at various  $V_D$  values and also has high immunity to gate-induced drain leakage. Figure 8 presents the output  $I_D-V_D$  characteristics of the trench and conventional Fe-FinFET devices both with  $L_G = 400$  nm at  $V_{OV}$  ( $V_{GS} - V_T$ ) from 0.1 to 0.5 V with a step of 0.1 V for comparison. The trench Fe-FinFET had a saturation current approximately 2.3 greater than the conventional Fe-FinFET at  $V_{OV} = 0.5$  V. This higher  $I_{ON}$  can be attributed to the higher electron velocity and electron density in the trench, especially around the valleys of the trench [16].




Figure 7.  $I_D$ - $V_G$  curves ( $L_G = 400$  nm,  $F_W = 40$  nm) for  $V_D = 0.1, 0.5,$  and  $1$  V for fabricated (a) trench and (b) conventional Fe-FinFETs.  $V_T$  was determined at a constant current of  $10^{-7}$  A/ $\mu$ m.




Figure 8.  $I_D$ - $V_D$  curves of a fabricated trench Fe-FinFET and a fabricated Fe-FinFET with  $L_G = 400$  nm and  $F_W = 40$  nm at  $V_{OV} = 0.1$ – $0.5$  V.

TCAD simulations (Synopsys, Mountain View, CA, USA) were performed to further understand how the trench structure improves the electrical characteristics. The simulation was designed in accordance with the experimental data illustrated in Figure 3 and the corresponding FinFET structure ( $L_G = 250$  nm and  $F_W = 40$  nm). Figure 9a,b present the TCAD simulation results for the electric field of the Si trench FinFET and Si FinFET at  $V_G = 1$  V and  $V_D = 0.1$  V in the  $x$  and  $z$  directions, respectively. As depicted in the simulation results, the electric field in the gate insulator of the trench FinFET was much stronger than that in the conventional FinFET. This electric field enhancement occurs in the direction perpendicular to the gate electrode and gate insulator and induces fast dipole flipping [24].

This result is consistent with the low SS values of the trench Fe-FinFET due to the stronger NC effect. Figure 10 presents a comparison of the simulation results for the electron current density of the Si trench FinFET and Si FinFET in the strong inversion region ( $V_G = 1\text{ V}$ ,  $V_D = 0.1\text{ V}$ ) and surface depletion region ( $V_G = 0\text{ V}$ ,  $V_D = 0.1\text{ V}$ ).




Figure 9. TCAD simulation results for the electric field in the (a) x and (b) z directions for the Si-trench FinFET and Si FinFET. The trench FinFET has a much stronger electric field in the gate insulator than the conventional FinFET does.




Figure 10. TCAD simulation results for the electron current density in (a) the strong inversion region and (b) surface depletion region of an Si trench FinFET and an Si FinFET. The trench FinFET has greater electric current density in the strong inversion region and lower electric current density in the surface depletion region.

The Si trench FinFET had an electron current density approximately 1.7 times greater than the conventional FinFET in the strong inversion region, and the much lower electron current density of the Si trench FinFET in the surface depletion region could be clearly observed. Because the current density includes the effects of carrier density, carrier velocity, and the electric field, simulations of current density are an intuitive method of understanding how a trench structure improves the electrical characteristics. In conclusion, the simulation results reveal the source of larger  $I_{ON}$  and lower  $I_{OFF}$  values, which correspond to the high on–off ratio achieved in the experimental results.

#### 4. Conclusions

Fe-FinFETs with trench structures were fabricated and characterized. The fabricated trench Fe-FinFET had a steep minimum SS of 35.4 mV/dec due to a strong NC effect that was attributed to fast dipole flipping; this was in turn due to its high electric field strength across the ferroelectric layer of the trench structure. Moreover, compared with a conventional Fe-FinFET, the fabricated trench Fe-FinFET had better gate control ability, increased immunity to SCEs, and a higher on–off current ratio of  $4.1 \times 10^7$  due to its thin trench channel. Finally, these phenomena were verified by TCAD simulations, and the device physics was also discussed. The fabrication processes used to produce the trench Fe-FinFET are compatible with those used for Si-CMOS devices. With one simple process, the inclusion of the trench structures improved the electrical characteristics of the Fe-FinFETs. Thus, the as-fabricated trench Fe-FinFET is a promising candidate for ultralow-power applications and three-dimensional stacked integrated circuit applications.

**Author Contributions:** Conceptualization, methodology, formal analysis, and writing—original draft, S.-C.Y.; methodology, investigation, and data curation, C.-H.W.; validation and writing—review and editing, C.-J.S., Y.-W.L., and Y.-J.Y.; supervision and project administration, Y.-C.W. All authors have read and agreed to the published version of the manuscript.

**Funding:** This research was financially supported in part by the Ministry of Science and Technology, Taiwan, grant number MOST 111-2119-M-007-010-MBK, MOST 111-2218-E-A49-015-MBK, MOST 109-2221-E-007-031-MY3, and in part by the Taiwan Semiconductor Research Institute, Taiwan.

**Informed Consent Statement:** Not applicable.

**Data Availability Statement:** The data presented in this study are available on request from the corresponding author.

**Acknowledgments:** The authors are grateful for the support of the Taiwan Semiconductor Research Institute (TSRI) and National Yang Ming Chiao Tung University Nano Facility Center (NFC).

**Conflicts of Interest:** The authors declare no conflict of interest.

#### References

1. Kobayashi, M. A perspective on steep-subthreshold-slope negative-capacitance field-effect transistor. *Appl. Phys. Express* **2018**, *11*, 110101. [[CrossRef](#)]
2. Cheng, K.-L.; Wu, C.C.; Wang, Y.P.; Lin, D.W.; Chu, C.M.; Tamg, Y.Y.; Lu, S.Y.; Yang, S.J.; Hsieh, M.H.; Liu, C.M.; et al. A highly scaled, high performance 45 nm bulk logic CMOS technology with 0.242  $\mu\text{m}^2$  SRAM cell. In Proceedings of the 2007 IEEE International Electron Devices Meeting (IEDM), Washington, DC, USA, 10–12 December 2007; pp. 243–246. [[CrossRef](#)]
3. Taur, Y.; Ning, T.H. *Fundamentals of Modern VLSI Devices*, 2nd ed.; Cambridge University Press: Cambridge, NY, USA, 2009. [[CrossRef](#)]
4. Chandrakasan, A.P.; Brodersen, R.W. Minimizing power consumption in digital CMOS circuits. *Proc. IEEE* **1995**, *83*, 498–523. [[CrossRef](#)]
5. Böscke, T.; Müller, J.; Bräuhäus, D.; Schröder, U.; Böttger, U. Ferroelectricity in hafnium oxide thin films. *Appl. Phys. Lett.* **2011**, *99*, 102903. [[CrossRef](#)]
6. Mueller, S.; Mueller, J.; Singh, A.; Riedel, S.; Sundqvist, J.; Schroeder, U.; Mikolajick, T. Incipient ferroelectricity in Al-doped HfO<sub>2</sub> thin films. *Adv. Funct. Mater.* **2012**, *22*, 2412–2417. [[CrossRef](#)]
7. Xu, L.; Nishimura, T.; Shibayama, S.; Yajima, T.; Migita, S.; Toriumi, A. Kinetic pathway of the ferroelectric phase formation in doped HfO<sub>2</sub> films. *J. Appl. Phys.* **2017**, *122*, 124104. [[CrossRef](#)]

8. Si, M.; Jiang, C.; Su, C.-J.; Tang, Y.-T.; Yang, L.; Chung, W.; Alam, M.; Ye, P. Sub-60 mV/dec ferroelectric HZO MoS<sub>2</sub> negative capacitance field-effect transistor with internal metal gate: The role of parasitic capacitance. In Proceedings of the 2017 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 2–6 December 2017; pp. 23.5.1–23.5.4. [[CrossRef](#)]
9. Kwon, D.; Chatterjee, K.; Tan, A.J.; Yadav, A.K.; Zhou, H.; Sachid, A.B.; Reis, R.D.; Hu, C.; Salahuddin, S. Improved subthreshold swing and short channel effect in FDSOI n-channel negative capacitance field effect transistors. *IEEE Electron. Device Lett.* **2017**, *39*, 300–303. [[CrossRef](#)]
10. Lee, M.; Chen, K.-T.; Liao, C.-Y.; Gu, S.-S.; Siang, G.-Y.; Chou, Y.-C.; Chen, H.-Y.; Le, J.; Hong, R.-C.; Wang, Z.-Y. Extremely steep switch of negative-capacitance nanosheet GAA-FETs and FinFETs. In Proceedings of the 2018 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 1–5 December 2018; pp. 31.8.1–31.8.4. [[CrossRef](#)]
11. Tsai, M.-J.; Chen, P.-J.; Hsu, C.-C.; Ruan, D.-B.; Hou, F.-J.; Peng, P.-Y.; Wu, Y.-C. Atomic-level analysis of Sub-5-nm-Thick Hf<sub>0.5</sub>Zr<sub>0.5</sub>O<sub>2</sub> and characterization of nearly hysteresis-free ferroelectric FinFET. *IEEE Electron. Device Lett.* **2019**, *40*, 1233–1236. [[CrossRef](#)]
12. Tsai, M.-J.; Chen, P.-J.; Ruan, D.-B.; Hou, F.-J.; Peng, P.-Y.; Chen, L.-G.; Wu, Y.-C. Investigation of 5-nm-Thick Hf<sub>0.5</sub>Zr<sub>0.5</sub>O<sub>2</sub> ferroelectric FinFET dimensions for sub-60-mV/decade subthreshold slope. *IEEE J. Electron. Devices Soc.* **2019**, *7*, 1033–1037. [[CrossRef](#)]
13. Liu, C.; Chen, H.-H.; Hsu, C.-C.; Fan, C.-C.; Hsu, H.-H.; Cheng, C.-H. Negative capacitance CMOS field-effect transistors with non-hysteretic steep Sub-60mV/dec swing and defect-passivated multidomain switching. In Proceedings of the 2019 Symposium on VLSI Technology (VLSIT), Kyoto, Japan, 9–14 June 2019; pp. T224–T225. [[CrossRef](#)]
14. Sun, C.-J.; Yan, S.-C.; Lin, Y.-W.; Tsai, M.-J.; Tsai, Y.-C.; Chou, C.-P.; Hou, F.-J.; Luo, G.-L.; Wu, Y.-C. Comprehensive Study of Inversion and Junctionless Ge Nanowire Ferroelectric HfZrO Gate-All-Around FETs Featuring Steep Subthreshold Slope with Transient Negative Capacitance. *ECS J. Solid State Sci. Technol.* **2021**, *10*, 065002. [[CrossRef](#)]
15. Migita, S.; Morita, Y.; Matsukawa, T.; Masahara, M.; Ota, H. Experimental demonstration of ultrashort-channel (3 nm) junctionless FETs utilizing atomically sharp V-grooves on SOI. *IEEE Trans. Nanotechnol.* **2014**, *13*, 208–215. [[CrossRef](#)]
16. Yeh, M.-S.; Wu, Y.-C.; Wu, M.-H.; Chung, M.-H.; Jhan, Y.-R.; Hung, M.-F. Characterizing the electrical properties of a novel junctionless poly-Si ultrathin-body field-effect transistor using a trench structure. *IEEE Electron. Device Lett.* **2014**, *36*, 150–152. [[CrossRef](#)]
17. Chen, L.-C.; Yeh, M.-S.; Lin, K.-W.; Wu, M.-H.; Wu, Y.-C. Junctionless poly-Si nanowire FET with gated raised S/D. *IEEE J. Electron. Devices Soc.* **2016**, *4*, 50–54. [[CrossRef](#)]
18. Lin, Y.-R.; Cheng, C.-H.; Jhan, Y.-R.; Kurniawan, E.D.; Du, Y.-T.; Lin, Y.-H.; Wu, Y.-C. Hybrid p-channel/n-substrate poly-si nanosheet junctionless field-effect transistors with trench and gate-all-around structure. *IEEE Trans. Nanotechnol.* **2018**, *17*, 1014–1019. [[CrossRef](#)]
19. Schmidt, M.; Lemme, M.C.; Gottlob, H.; Driussi, F.; Selmi, L.; Kurz, H. Mobility extraction in SOI MOSFETs with sub 1 nm body thickness. *Solid-State Electron.* **2009**, *53*, 1246–1251. [[CrossRef](#)]
20. Toprasertponga, K.; Tahara, K.; Takenaka, M.; Takagi, S. Evaluation of polarization characteristics in metal/ferroelectric/semiconductor capacitors and ferroelectric field-effect transistors. *Appl. Phys. Lett.* **2020**, *116*, 242903. [[CrossRef](#)]
21. Böschke, T.S.; Müller, J.; Bräuhaus, D.; Schröder, U.; Böttger, U. Ferroelectricity in hafnium oxide: CMOS compatible ferroelectric field effect transistors. In Proceedings of the 2011 International Electron Devices Meeting, Washington, DC, USA, 5–7 December 2011; pp. 1–4. [[CrossRef](#)]
22. Ni, K.; Sharma, P.; Zhang, J.; Jerry, M.; Smith, J.A.; Tapily, K.; Clark, R.; Mahapatra, S.; Datta, S. Critical role of interlayer in Hf<sub>0.5</sub>Zr<sub>0.5</sub>O<sub>2</sub> ferroelectric FET nonvolatile memory performance. *IEEE Trans. Electron. Devices* **2018**, *65*, 2461–2469. [[CrossRef](#)]
23. Yang, F.-L.; Lee, D.-H.; Chen, H.-Y.; Chang, C.-Y.; Liu, S.-D.; Huang, C.-C.; Chung, T.-X.; Chen, H.-W.; Huang, C.-C.; Liu, Y.-H. 5nm-gate nanowire FinFET. In Proceedings of the 2004 Symposium on VLSI Technology, Honolulu, HI, USA, 15–17 June 2004; pp. 196–197. [[CrossRef](#)]
24. Yan, S.-C.; Lan, G.-M.; Sun, C.-J.; Chen, Y.-H.; Wu, C.-H.; Peng, H.-K.; Lin, Y.-H.; Wu, Y.-H.; Wu, Y.-C. High speed and large memory window ferroelectric HfZrO<sub>2</sub> FinFET for high-density nonvolatile memory. *IEEE Electron. Device Lett.* **2021**, *42*, 1307–1310. [[CrossRef](#)]