

Communication

# Origin of the High Density of Oxygen Vacancies at the Back Channel of Back-Channel-Etched a-InGaZnO Thin-Film Transistors

Shimin Ge<sup>1</sup>, Juncheng Xiao<sup>1</sup>, Shan Li<sup>2</sup>, Dong Yuan<sup>2</sup> , Yuhua Dong<sup>2</sup> and Shengdong Zhang<sup>1,3,\*</sup>

<sup>1</sup> School of Electronic and Computer Engineering, Shenzhen Graduate School, Peking University, Shenzhen 518055, China; geshimin@pku.edu.cn (S.G.); xiaojuncheng@stu.pku.edu.cn (J.X.)

<sup>2</sup> TCL China Star Optoelectronics Semiconductor Display Technology Co., Ltd., Shenzhen 518132, China; lishan@tcl.com (S.L.); yuandong3@tcl.com (D.Y.); dongyuhua1@tcl.com (Y.D.)

<sup>3</sup> School of Integrated Circuits, Peking University, Beijing 100871, China

\* Correspondence: zhangsd@pku.edu.cn

**Abstract:** This study reveals the pronounced density of oxygen vacancies ( $V_o$ ) at the back channel of back-channel-etched (BCE) a-InGaZnO (a-IGZO) thin-film transistors (TFTs) results from the sputtered deposition rather than the wet etching process of the source/drain metal, and they are distributed within approximately 25 nm of the back surface. Furthermore, the existence and distribution depth of the high density of  $V_o$  defects are verified by means of XPS spectra analyses. Then, the mechanism through which the above  $V_o$  defects lead to the instability of BCE a-IGZO TFTs is elucidated. Lastly, it is demonstrated that the device instability under high-humidity conditions and negative bias temperature illumination stress can be effectively alleviated by etching and thus removing the surface layer of the back channel, which contains the high density of  $V_o$  defects. In addition, this etch method does not cause a significant deterioration in the uniformity of electrical characteristics and is quite convenient to implement in practical fabrication processes. Thus, a novel and effective solution to the device instability of BCE a-IGZO TFTs is provided.

**Keywords:** a-IGZO TFTs; back-channel damage; device stability; oxygen vacancy



**Citation:** Ge, S.; Xiao, J.; Li, S.; Yuan, D.; Dong, Y.; Zhang, S. Origin of the High Density of Oxygen Vacancies at the Back Channel of Back-Channel-Etched a-InGaZnO Thin-Film Transistors. *Micromachines* **2024**, *15*, 400. <https://doi.org/10.3390/mi15030400>

Academic Editor: Elena Kalinina

Received: 26 January 2024

Revised: 9 March 2024

Accepted: 10 March 2024

Published: 16 March 2024



**Copyright:** © 2024 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (<https://creativecommons.org/licenses/by/4.0/>).

## 1. Introduction

Amorphous oxide thin-film transistors (TFTs), represented by amorphous indium-gallium-zinc-oxide (a-IGZO) TFTs, have attracted much attention for applications in large-area electronics such as active matrix displays due to their high mobility, low off-current, and low-cost production process [1–4]. Among the various device structures, the back-channel-etched (BCE) structure is widely used in a-IGZO TFTs due to its lower mask number and simple production process [5]. However, the electrical instability of BCE a-IGZO TFTs is still a crucial challenge [6–9]. It has been reported that the BCE a-IGZO TFTs in particular suffer serious degradation under high temperature and high humid storage (HTHHS) conditions [10–12], positive bias temperature stress (PBTS) [13], and negative bias temperature illumination stress (NBTIS) [14–16].

It is well known that BCE a-IGZO TFTs have a pronounced density of oxygen vacancies ( $V_o$ ) at the back channel, which is believed to be the major origin of their electrical instability [17,18]. Two mechanisms have been proposed to account for the formation of a high density of  $V_o$  defects at the back channel. One is that the chemical reactions between the etchant and metal–oxygen bonds of a-IGZO film could occur and induce the  $V_o$  defects during the wet etching process of source/drain (S/D) electrodes [19]. The other one is that the magnetron sputtered deposition process of S/D metal could lead to the formation of  $V_o$  defects due to the strong ion bombardment [20]. However, these two mechanisms have not yet been experimentally confirmed, and the origin of the high density of  $V_o$  defects is still unclear.


In addition, how Vo defects at the back channel lead to the instability of BCE a-IGZO TFTs has not been clarified clearly. Furthermore, BCE a-IGZO TFTs still suffer more serious stability degradation than etch-stop-layer (ESL) structured TFTs, although the passivation deposition and annealing process could repair the Vo defects at the back channel [21–23]. Thus, the instability of BCE a-IGZO TFTs continues to be a critical issue.

In this work, the origin of the high density of Vo defects at the back channel of BCE a-IGZO TFTs is investigated and clarified. In addition, a physical model is proposed to explain how the generated Vo defects at the back channel lead to the device instability. In addition, an effective way of alleviating the device instability of BCE a-IGZO TFTs is proposed and verified.

## 2. Materials and Methods

The experimental work in this study had two parts; the first was the investigation of electrical characteristics of a-IGZO films. a-IGZO films with a thickness of 80 nm were deposited on the glass substrate via alternating current (AC) magnetron sputtering with oxygen/argon gas flow-rate ratio of 30/70 at room temperature, and annealed at 350 °C for 1 h. The atomic ratio of In:Ga:Zn in the oxide ceramic target was 1:1:1. Then, the molybdenum/copper (Mo/Cu) stacked films with a thickness of 30/550 nm were deposited on some of the a-IGZO films by means of sputtering to simulate the deposition process of S/D metal in the fabrication of BCE a-IGZO TFTs. After that, a H<sub>2</sub>O<sub>2</sub>-based copper etchant with or without fluorine (F) was used to etch the Mo/Cu films to simulate the wet etching process of S/D metal. The etching rates of the a-IGZO films etched using the copper etchant with and without fluorine were measured to be about 0.03 and 0.4 nm/s, respectively. Some of the other annealed a-IGZO films without Mo/Cu deposition step were etched using the wet etching process in order to study the effect of only the wet etching process. Finally, the sheet resistance ( $R_s$ ) values of the a-IGZO films treated via the above different processes were measured using a four-probes resistance tester. Three samples for each case were prepared with the error of film thickness of less than 4 nm ( $\pm 2$  nm).

The second part of the experiment was the fabrication of BCE a-IGZO TFTs. The schematic cross-section of the fabricated TFTs in this work is shown in Figure 1. The fabrication process was as follows: the Mo/Cu stacked films with thicknesses of 30/550 nm were firstly deposited and patterned to form the gate electrodes. The SiN<sub>x</sub>/SiO<sub>x</sub> dual-layer with a thickness of 300/100 nm was then deposited at 360 °C by means of plasma-enhanced chemical vapor deposition (PECVD) to form the gate insulator (GI). After that, the a-IGZO films with different thicknesses were deposited via sputtering and annealed under the same conditions as in the first part of the experiment, and then patterned through wet etching using oxalic acid. Following that, the Mo/Cu stacked films with thicknesses of 30/550 nm were deposited and patterned through wet etching using H<sub>2</sub>O<sub>2</sub>-based copper etchant to serve as the S/D electrodes. Next, 10 s of N<sub>2</sub>O plasma treatment was applied and then the SiO<sub>x</sub>/SiN<sub>x</sub> dual-layer as the passivation (PV) layer with a thickness of 200/100 nm was deposited by means of PECVD at 230 °C. Finally, one more annealing process was performed at 300 °C for 1 h.



**Figure 1.** The schematic cross-section and the main process flow of the fabricated BCE structured a-IGZO TFTs in this work.

The transfer characteristics of the fabricated BCE a-IGZO TFTs were measured using a Keithley 4200S semiconductor parameter analyzer (Tektronix, Beaverton, OR, USA). The PBTS measurements were carried out under a gate voltage ( $V_g$ ) of +30 V at 60 °C, and the NBTIS measurements were performed under a  $V_g$  of −30 V at 60 °C with an illumination of 4500 nits (white LED light). The threshold voltage ( $V_{th}$ ) is defined as the  $V_g$  value at which the normalized drain current ( $I_d$ ) is  $10^{-9}$  A.

### 3. Results


The measured  $R_s$  values of the a-IGZO films after different treatment processes are listed in Table 1. The results show that the annealed a-IGZO films have a high  $R_s$  value of around  $10^9$   $\Omega$ /sq. For the annealed a-IGZO films etched with only the wet etching process, the  $R_s$  value does not show an obvious change after the wet etching process, regardless of the use of F-free or F-containing copper etchant. However, for the annealed a-IGZO films which experienced the sputtered deposition of S/D metal, the  $R_s$  value is reduced to about  $10^4$   $\Omega$ /sq after the wet etching of S/D metal using conventional F-free copper etchant. Therefore, it can be reasonably inferred that the remarkable reduction in  $R_s$  is attributed to the sputtered deposition rather than the wet etching process of S/D metal. It is well known that the amounts of hydrogen and Vo defects are the two main factors affecting the carrier concentration in a-IGZO films. Hydrogen was not intentionally introduced during the formation of S/D electrodes in this work. Thus, the high conductance of the a-IGZO film-4 in Table 1 is due to the formation of a high density of Vo defects during the sputtered deposition process, in which the metal–oxygen bonds of a-IGZO films are broken due to the strong ion bombardment [24]. In addition, the  $H_2O_2$ -based copper etchant is unlikely to generate the pronounced Vo defects during the wet etching process of S/D electrodes.

**Table 1.** The sheet resistance ( $R_s$ ) of amorphous IGZO films after different processes.

Film	Process			$R_s$ Log $R_s$ ( $\Omega$ /sq)
	IGZO Annealing	S/D Sputtering	S/D Wet Etching	
film-1	√	×	×	~9
film-2	√	×	F-free	~9
film-3	√	×	F-containing	~9
film-4	√	√	F-free	~4
film-5	√	√	F-containing	~7


To clarify the depth distribution of the generated Vo defects caused by the sputtered deposition of S/D metal, we evaluated the  $R_s$  depth profile of a-IGZO film-4 in Table 1. The surface of a-IGZO film was repeatedly etched in dilute hydrochloric acid [25] to obtain the thin film. Figure 2 shows the  $R_s$  values of the residual a-IGZO film with various etched thicknesses, and the inset shows the schematic cross-section of the residual a-IGZO film after being etched in dilute hydrochloric acid. The  $R_s$  values of the residual a-IGZO film were measured after each etching step. The  $R_s$  value of the a-IGZO film-4 is initially about  $10^4$   $\Omega$ /sq and increases as the etched thickness increases. When the etched thickness is over 25 nm, the  $R_s$  value is about  $10^7$   $\Omega$ /sq and nearly remains constant with a further increase in the etched thickness. Obviously, the remarkable increase in  $R_s$  from  $10^4$  to  $10^7$   $\Omega$ /sq should be ascribed to the significant difference in conductance between the surface and bulk of the a-IGZO films, instead of the 30% decrease in film thickness. These results suggest that a high density of Vo defects are distributed within approximately 25 nm of the surface of the a-IGZO films. In addition, the high  $R_s$  value of around  $10^7$   $\Omega$ /sq of a-IGZO film-5 shown in Table 1 should be attributed to the removal of the Vo defects in the surface layer by the F-containing etchant, which has a relatively high etching rates of 0.4 nm/s

and could remove the surface layer of a-IGZO film after removing the S/D metal films by means of over-etching.



**Figure 2.** The  $R_s$  values of the residual a-IGZO film with various etched thicknesses. The inset shows the schematic cross-section of residual a-IGZO film after being etched in dilute hydrochloric acid. Lines are just to guide the eyes.

In order to further verify the existence and distribution depth of the high density of Vo defects, we performed XPS spectra analyses on the surface and bulk of a-IGZO film-4 in Table 1. Figure 3 shows the XPS spectra of the O 1s signals at the detection depths of 5, 15, and 25 nm. The broad peak of the O 1s signal is divided into two peaks centered at around 529.8 eV and around 531.6 eV, which are associated with the lattice oxygen and Vo defects in the a-IGZO films, respectively [25]. The larger area percentage of the peaks related to Vo defects at the detection depth of 5 nm suggests a significant increase in the number of Vo defects at the surface layer. In addition, the percentage of Vo defects decreases from 16.8% to 9.6% with increase in the detection depth from 5 to 25 nm. Meanwhile, the percentage of Vo defects at the detection depth of 25 nm is close to that of a-IGZO film-1 in Table 1, with a percentage of 8.4%. These results verify that a high density of Vo defects are formed at the surface of a-IGZO films after the sputtered deposition of S/D metal.



**Figure 3.** XPS spectra of the O 1s signal of a-IGZO film-4 in Table 1 at the detection depths of 5, 15 and 25 nm.

Furthermore, the measured  $R_s$  value of a-IGZO film-4 in Table 1 after applying 10 s of  $N_2O$  plasma treatment was around  $10^9 \Omega/\text{sq}$ . This result suggests that the shallow donor state of Vo defects can be repaired during the passivation process, which has also been verified by the obtained positive  $V_{th}$  for BCE a-IGZO TFTs in previous research [21–23]. However, the device stability of BCE a-IGZO TFTs still suffers more serious degradation under high-humidity or NBTIS conditions compared to etch-stop-layer (ESL) structured TFTs. Hence, there are a large number of remaining unrepaired deep-state Vo defects. It is noted that there are two different oxygen vacancy states: one is the shallow donor state of Vo defects with two electrons provided ( $Vo^{2+}$ ), the other one is deep-state Vo defects with two localized electrons ( $Vo^0$ ) [26]. It is speculated that the passivation process could repair most of the shallow-state  $Vo^{2+}$  defects but only some of the deep-state  $Vo^0$  defects.


However, the mechanism by which the  $Vo^0$  defects at the back channel deteriorate the device stability of BCE a-IGZO TFTs has not been clearly elucidated. In this work, the following model is proposed. A high density of  $Vo^0$  defects could encourage the hydrogen (H) from the passivation layer and the humid environment to fill  $Vo^0$  defects [27–29], forming two kinds of substitutional H states shown in the following reaction equations



where  $Vo^0(2H)$  and  $Vo^{2+}(2H)$  represent the neutrally and positively charged substitutional H states at the  $Vo^0$  site, respectively, while  $e^-$  denotes the free electron. As shown in Equation (1), two free electrons are formed after  $Vo^0$  is substituted by H. Thus, the increasing concentration of free electrons leads to a negative shift in  $V_{th}$ . As shown in Equation (2), the  $Vo^0(2H)$  states with two localized electrons are generated after  $Vo^0$  is substituted by H. The formed  $Vo^0(2H)$  states can create filled defect gap states lying above the valence band edge. Therefore, the  $Vo^0(2H)$  states could transition into  $Vo^{2+}(2H)$  states with two free electrons under illumination excitation, leading to instability under NBTIS conditions [30]. Thus, the pronounced device instability and hydrogen sensitivity of BCE a-IGZO TFTs should be ascribed to the formation of a high density of substitutional H states, promoted by the high density of  $Vo^0$  defects resulting from back-channel damage.


Based on the above results, an improved BCE process was developed to enhance the stability of a-IGZO TFTs by removing the surface layer of the back channel, which contains a high density of Vo defects. In the conventional BCE process, the wet etching of S/D electrodes is usually conducted with F-free etchant to avoid over-etching of the a-IGZO film. In the improved process, the F-containing etchant was used for the wet etching of the S/D metal, and the around 25 nm thick surface layer of the back channel was removed. It is noted that the deposited thickness of the a-IGZO film in the improved process was set to be about 85 nm, instead of 60 nm in the conventional process, meaning that the final active layer thickness of the two kinds of TFTs is almost the same. In addition, the rest of the fabrication process of the above two TFTs were the same.

As shown in Figure 4, the fabricated TFTs with the improved process exhibit a  $V_{th}$  shift of only  $-2.5$  V after being under HTHHS at  $60^\circ\text{C}$  and with 90% humidity for 150 h, and  $-2.0$  V after being under NBTIS for 1 h. However, the conventional TFTs show much worse  $V_{th}$  shifts of  $-4.8$  V and  $-3.3$  V under the same HTHHS and NBTIS conditions, respectively. Thus, it is effectively demonstrated that removing the surface layer of the back channel could effectively alleviate the instabilities of BCE a-IGZO TFTs under HTHHS and NBTIS conditions. These results also testify that the high density of Vo defects at the back channel can significantly deteriorate the device stability of BCE a-IGZO TFTs.



**Figure 4.** (a,b) Evolutions of transfer characteristics of the conventional and improved a-IGZO TFTs under HTHHS conditions. (c,d) Transfer characteristics of conventional and improved a-IGZO TFTs before and after PBTS/NBTIS stress.

To further compare the uniformity of the electrical characteristics of the conventional and improved TFTs, the transfer characteristics of the 12 fabricated TFTs on a G4.5 glass substrate were measured. As shown in Figure 5, for the improved TFTs, the  $V_{th}$  and mobility ( $\mu$ ) deviations are 0.8 V and  $2.5 \text{ cm}^2/\text{Vs}$ , respectively, while for the conventional TFTs, they are 0.6 V and  $2.3 \text{ cm}^2/\text{Vs}$ , respectively. The results indicate that removing the surface layer of the back channel by means of wet etching using F-containing copper etchant does not cause significant deterioration of the uniformity of electrical characteristics.



**Figure 5.** The transfer characteristics of the 12 fabricated TFTs on a G4.5 glass substrate, with (a) the conventional TFTs and (b) the improved TFTs.

#### 4. Conclusions

It is experimentally verified that the high density of  $V_o$  defects at the back channel of BCE a-IGZO TFTs result from the sputtered deposition rather than the wet etching process of S/D electrodes. Also, it is disclosed that the generated  $V_o$  defects are distributed

within a depth range of about 25 nm on the back surface, and it is demonstrated that the surface layer containing a high density of Vo defects can be effectively removed by using F-containing copper etchant, leading to a remarkable improvement in device stability. As the etch method is quite convenient to implement in practical fabrication processes, it has already been applied in production lines recently. It is thus concluded that removing the surface layer containing the Vo defects is an effective solution to the device instability of BCE a-IGZO TFTs.

**Author Contributions:** Conceptualization, S.G.; Data curation, J.X.; Investigation, S.G.; Methodology, S.L.; Supervision, S.Z.; Visualization, Y.D.; Writing original draft, D.Y.; Writing review, S.Z.; All authors have read and agreed to the published version of the manuscript.

**Funding:** This work is financially supported by Ministry of Science and Technology Key Research and Development Program Grant: 2022YFB3606901, and Shenzhen Municipal Scientific Program Grant: JCYJ20220818100808019.

**Data Availability Statement:** Data are contained within the article.

**Conflicts of Interest:** The authors declare no conflicts of interest. Shan Li, Dong Yuan and Yuhua Dong are employees of TCL China Star Optoelectronics Semiconductor Display Technology Co., Ltd. This paper reflects the views of the scientists, and not the company.

## References

- Kamiya, T.; Nomura, K.; Hosono, H. Present status of amorphous In-Ga-Zn-O thin-film transistors. *Sci. Technol. Adv. Mater.* **2010**, *11*, 044305. [[CrossRef](#)]
- Nomura, K.; Ohta, H.; Takagi, A.; Kamiya, T.; Hirano, M.; Hosono, H. Room-temperature fabrication of transparent flexible thin-film transistors using amorphous oxide semiconductors. *Nature* **2004**, *432*, 488–492. [[CrossRef](#)]
- Fortunato, E.; Barquinha, P.; Martins, R. Oxide semiconductor thin-film transistors: A review of recent advances. *Adv. Mater.* **2012**, *24*, 2945–2986. [[CrossRef](#)] [[PubMed](#)]
- Xiao, X.; Zhang, L.; Shao, Y.; Zhou, X.; He, H.; Zhang, S. Room-Temperature-Processed Flexible Amorphous InGaZnO Thin Film Transistor. *ACS Appl. Mater. Interfaces* **2018**, *10*, 25850–25857. [[CrossRef](#)]
- Song, J.H.; Kwon, D.J.; Kim, S.G.; Roh, N.S.; Park, H.S.; Park, Y.B.; Kim, D.G.; Jeong, C.O.; Kong, H.S.; Kim, C.W.; et al. Advanced four-mask process architecture for the a-Si TFT array manufacturing method. *SID Symp. Dig. Tech. Pap.* **2002**, *33*, 1038–1041. [[CrossRef](#)]
- Ryu, S.H.; Park, Y.C.; Mativenga, M.; Kang, D.H.; Jang, J. Amorphous-InGaZnO<sub>4</sub> thin-film transistors with damage-free back channel wet-etch process. *ECS Solid State Lett.* **2012**, *1*, Q17–Q19. [[CrossRef](#)]
- Bae, J.U.K.; Kim, D.H.; Kim, K.; Jung, K.; Shin, W.; Kang, I.; Yeo, S.D. Development of oxide TFT's structures. *SID Symp. Dig. Tech. Pap.* **2013**, *44*, 89–92. [[CrossRef](#)]
- Zhao, M.; Lan, L.; Xu, H.; Xu, M.; Li, M.; Luo, D.; Wang, L.; Wen, S.; Peng, J. Wet-etch method for patterning metal electrodes directly on amorphous oxide semiconductor films. *ECS Solid State Lett.* **2012**, *1*, P82–P84. [[CrossRef](#)]
- Shin, D.-C.; Park, K.-S.; Park, B.-R.; Choe, H.-H.; Jeon, J.-H.; Lee, K.-W.; Seo, J.-H. A study on the dry etching characteristics of indium gallium zinc oxide and molybdenum by the CCP-RIE system for the 4 mask process. *Curr. Appl. Phys.* **2011**, *11*, S45–S48. [[CrossRef](#)]
- Sung, S.-Y.; Choi, J.H.; Han, U.B.; Lee, K.C.; Lee, J.-H.; Kim, J.-J.; Lim, W.; Pearton, S.J.; Norton, D.P.; Heo, Y.-W. Effects of ambient atmosphere on the transfer characteristics and gate-bias stress stability of amorphous indium gallium zinc oxide thin-film transistors. *Appl. Phys. Lett.* **2010**, *96*, 102107. [[CrossRef](#)]
- Chung, W.-F.; Chang, T.-C.; Li, H.-W.; Chen, C.-W.; Chen, Y.-C.; Chen, S.-C.; Tseng, T.-Y.; Tai, Y.-H. Influence of H<sub>2</sub>O dipole on subthreshold swing of amorphous indium-gallium-zinc-oxide thin film transistors. *Electrochem. Solid-State Lett.* **2011**, *14*, H114–H116. [[CrossRef](#)]
- Jeong, J.K.; Yang, H.W.; Jeong, J.H.; Mo, Y.-G.; Kim, H.D. Origin of threshold voltage instability in indium-gallium-zinc oxide thin film transistors. *Appl. Phys. Lett.* **2008**, *93*, 12. [[CrossRef](#)]
- Zhou, X.; Shao, Y.; Zhang, L.; Lu, H.; He, H.; Han, D.; Wang, Y.; Zhang, S. Oxygen Interstitial Creation in a-IGZO Thin-Film Transistors under Positive Gate-Bias Stress. *IEEE Electron Device Lett.* **2017**, *38*, 1252–1255. [[CrossRef](#)]
- Chowdhury, M.D.H.; Migliorato, P.; Jang, J. Light induced instabilities in amorphous indium-gallium-zinc-oxide thin-film transistors. *Appl. Phys. Lett.* **2010**, *97*, 173506. [[CrossRef](#)]
- Ryu, B.; Noh, H.-K.; Choi, E.-A.; Chang, K.J. O-vacancy as the origin of negative bias illumination stress instability in amorphous In-Ga-Zn-O thin film transistors. *Appl. Phys. Lett.* **2010**, *97*, 022108. [[CrossRef](#)]
- Lee, K.-H.; Jung, J.S.; Son, K.S.; Park, J.S.; Kim, T.S.; Choi, R.; Jeong, J.K.; Kwon, J.-Y.; Koo, B.; Lee, S. The effect of moisture on the photon-enhanced negative bias thermal instability in Ga-In-Zn-O thin film transistors. *Appl. Phys. Lett.* **2009**, *95*, 232106. [[CrossRef](#)]

17. Park, J.; Kim, S.; Kim, C.; Kim, S.; Song, I.; Yin, H.; Kim, K.-K.; Lee, S.; Hong, K.; Lee, J.; et al. High-performance amorphous gallium indium zinc oxide thin-film transistors through N<sub>2</sub>O plasma passivation. *Appl. Phys. Lett.* **2008**, *93*, 053505. [[CrossRef](#)]
18. Liu, X.; Wang, L.L.; Hu, H.; Lu, X.; Wang, K.; Wang, G.; Zhang, S. Performance and stability improvements of back-channel-etched amorphous indium–gallium–zinc thin-film-transistors by CF<sub>4</sub>+O<sub>2</sub> plasma treatment. *IEEE Electron. Device Lett.* **2015**, *36*, 911–913. [[CrossRef](#)]
19. Park, Y.C.; Um, J.G.; Mativenga, M.; Jang, J. Enhanced operation of back-channel-etched a-IGZO TFTs by fluorine treatment during source/drain wet-etching. *ECS J. Solid State Sci. Technol.* **2017**, *6*, P300–P303. [[CrossRef](#)]
20. Li, W.; Yang, L.; Gao, Z.; Ren, J.; Hu, P.; Li, T.; Liang, L.; Cao, H. Impact of the Source/Drain Electrode Process on the Mobility-Threshold Trade-Off for InSnZnO Thin-Film Transistors. *ACS Appl. Electron. Mater.* **2023**, *5*, 1615–1619. [[CrossRef](#)]
21. Park, S.Y.; Song, J.H.; Lee, C.-K.; Son, B.G.; Lee, C.-K.; Kim, H.J.; Choi, R.; Choi, Y.J.; Kim, U.K.; Hwang, C.S.; et al. Improvement in photo-bias stability of high-mobility indium zinc oxide thin-film transistors by oxygen high-pressure annealing. *IEEE Electron. Device Lett.* **2013**, *34*, 894–896. [[CrossRef](#)]
22. Park, J.C.; Ahn, S.-E.; Lee, H.-N. High-performance low-cost back-channel-etch amorphous gallium–indium–zinc oxide thin-film transistors by curing and passivation of the damaged back channel. *ACS Appl. Mater. Interfaces* **2013**, *5*, 12262–12267. [[CrossRef](#)]
23. Choi, S.-H.; Han, M.-K. Effect of deposition temperature of SiO<sub>x</sub> passivation layer on the electrical performance of a-IGZO TFTs. *IEEE Electron. Device Lett.* **2012**, *33*, 396–398. [[CrossRef](#)]
24. Park, J.; Song, I.; Kim, S.; Kim, S.; Kim, C.; Lee, J.; Lee, H.; Lee, E.; Yin, H.; Kim, K.-K.; et al. Self-aligned top-gate amorphous gallium indium zinc oxide thin film transistors. *Appl. Phys. Lett.* **2008**, *93*, 053501. [[CrossRef](#)]
25. Yang, H.; Zhou, X.; Fu, H.; Chang, B.; Min, Y.; Peng, H.; Lu, L.; Zhang, S. Metal reaction-induced bulk-doping effect in forming conductive source-drain regions of self-aligned top-gate amorphous InGaZnO thin-film transistors. *ACS Appl. Mater. Interfaces* **2021**, *13*, 11442–11448. [[CrossRef](#)] [[PubMed](#)]
26. Omura, H.; Kumomi, H.; Nomura, K.; Kamiya, T.; Hirano, M.; Hosono, H. First-principles study of native point defects in crystalline indium gallium zinc oxide. *J. Appl. Phys.* **2009**, *105*, 093712-1–093712-8. [[CrossRef](#)]
27. Li, H.; Guo, Y.; Robertson, J. Hydrogen and the light-induced bias instability mechanism in amorphous oxide semiconductors. *Sci. Rep.* **2017**, *7*, 16858. [[CrossRef](#)]
28. Bang, J.; Matsuishi, S.; Hosono, H. Hydrogen anion and subgap states in amorphous In-Ga-Zn-O thin films for TFT applications. *Appl. Phys. Lett.* **2017**, *110*, 232105. [[CrossRef](#)]
29. Kang, Y.; Ahn, B.D.; Song, J.H.; Mo, Y.G.; Nahm, H.-H.; Han, S.; Jeong, J.K. Hydrogen Bistability as the Origin of Photo-Bias-Thermal Instabilities in Amorphous Oxide Semiconductors. *Adv. Electron. Mater.* **2015**, *1*, 1400006. [[CrossRef](#)]
30. Oh, H.; Yoon, S.-M.; Ryu, M.K.; Hwang, C.-S.; Yang, S.; Park, S.-H.K. Photon-accelerated negative bias instability involving subgap states creation in amorphous In-Ga-Zn-O thin film transistor. *Appl. Phys. Lett.* **2010**, *97*, 183502. [[CrossRef](#)]

**Disclaimer/Publisher’s Note:** The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of MDPI and/or the editor(s). MDPI and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content.