

Article

Effects of Annealing Temperature on Bias Temperature Stress Stabilities of Bottom-Gate Coplanar In-Ga-Zn-O Thin-Film Transistors

Yuyun Chen ¹, Yi Shen ^{1,*}, Yuanming Chen ¹, Guodong Xu ¹, Yudong Liu ¹ and Rui Huang ^{2,*} 

¹ Guangdong Provincial Key Laboratory of Automotive Display and Touch Technologies, Shantou Goworld Display Technology Co., Ltd., 12 Longjiang Rd., Shantou 515065, China; yyunchen@goworld-lcd.com (Y.C.); ymchen@goworld-lcd.com (Y.C.); guodxu@goworld-lcd.com (G.X.); ydliu@goworld-lcd.com (Y.L.)

² School of Materials Science and Engineering, Hanshan Normal University, Chaozhou 521041, China

* Correspondence: yishen@goworld-lcd.com (Y.S.); rhuang@hstc.edu.cn (R.H.)

Abstract: Defect annihilation of the IGZO/SiO₂ layer is of great importance to enhancing the bias stress stabilities of bottom-gate coplanar thin-film transistors (TFTs). The effects of annealing temperatures (T_a) on the structure of the IGZO/SiO₂ layer and the stabilities of coplanar IGZO TFTs were investigated in this work. An atomic depth profile showed that the IGZO/SiO₂ layer included an IGZO layer, an IGZO/SiO₂ interfacial mixing layer, and a SiO₂ layer. Higher T_a had only one effect on the IGZO layer and SiO₂ layer (i.e., strengthening chemical bonds), while it had complex effects on the interfacial mixing layer—including weakening M-O bonds (M: metallic elements in IGZO), strengthening damaged Si-O bonds, and increasing O-related defects (e.g., H₂O). At higher T_a, IGZO TFTs exhibited enhanced positive bias temperature stress (PBTS) stabilities but decreased negative bias temperature stress (NBTS) stabilities. The enhanced PBTS stabilities were correlated with decreased electron traps due to the stronger Si-O bonds near the interfacial layer. The decreased NBTS stabilities were related to increased electron de-trapping from donor-like defects (e.g., weak M-O bonds and H₂O) in the interfacial layer. Our results suggest that although higher T_a annihilated the structural damage at the interface from ion bombardment, it introduced undesirable defects. Therefore, to comprehensively improve electrical stabilities, controlling defect generation (e.g., by using a mild sputtering condition of source/drain electrodes and oxides) was more important than enhancing defect annihilation (e.g., through increasing T_a).

Keywords: annealing temperature; In-Ga-Zn-O; thin-film transistors; depth profile; X-ray photoelectron spectroscopy; bias temperature stress stabilities; interfacial mixing layer



Citation: Chen, Y.; Shen, Y.; Chen, Y.; Xu, G.; Liu, Y.; Huang, R. Effects of Annealing Temperature on Bias Temperature Stress Stabilities of Bottom-Gate Coplanar In-Ga-Zn-O Thin-Film Transistors. *Coatings* **2024**, *14*, 555. <https://doi.org/10.3390/coatings14050555>

Academic Editors: Ivan S. Zhidkov and Choongik Kim

Received: 22 March 2024

Revised: 17 April 2024

Accepted: 25 April 2024

Published: 30 April 2024



Copyright: © 2024 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (<https://creativecommons.org/licenses/by/4.0/>).

1. Introduction

Indium-gallium-zinc oxide (IGZO) thin-film transistors (TFTs) are quite popular in the display field, due to their high mobility and transparency, large-area uniformity, and low-temperature processability [1–3]. Positive bias temperature stress (PBTS) and negative bias temperature stress (NBTS) stabilities determine the on-state and off-state stabilities of IGZO TFTs, respectively, both of which are key issues for applications [4,5]. In order to enhance the electrical stabilities and maintain the uniformity of amorphous IGZO TFTs, the active layers require annealing at a temperature that is higher than the deposition temperature (room temperature in most cases) but lower than the crystallization temperature (i.e., ~600 °C) [6–8]. Although the effects of annealing temperatures (T_a) on the IGZO films or the transfer characteristics of the as-fabricated IGZO TFTs have been studied [6,9–16], limited attention has been paid to their PBTS and NBTS stabilities, which are more important technical indicators. The structural origin (generally at the atomic scale) for the effects of T_a on bias stress stabilities has not been fully investigated.

Configurations of IGZO TFTs primarily involve a top-gate staggered structure, a bottom-gate staggered structure, a top-gate coplanar structure, and a bottom-gate coplanar structure [3]. Among these configurations, bottom-gate structures are commonly used for prototype displays since the gate metals at the bottom enable to blocking of the backlights. Compared with the staggered structure, the coplanar structure has some advantages such as simpler fabrication methods, lower contact resistances with source and drain electrodes, and smaller stray capacitances. Nevertheless, extra defects may be introduced at the interface between the active layer and the insulator of coplanar TFT during deposition and patterning of source/drain layers, which would affect the successive deposition of the active layer and result in poor electrical stabilities. Controlling the post-treatment temperature is important for coplanar TFTs to achieve a high-quality interface and active layer structure and enhance electrical stabilities.

In this work, the bottom-gate coplanar TFTs with IGZO films annealed at different T_a were prepared and their bias temperature stress stabilities were compared. The atomic structures of IGZO/dielectric layers were examined to understand the structural origin since the electrical instabilities were closely related to de-trapping or trapping of charged particles near or at the IGZO/dielectric interface [5,17–20]. Considering that multiple elements are irregularly involved within IGZO/dielectric layers, depth profiling was performed by X-ray photoelectron spectroscopy (XPS) for a detailed structural analysis.

2. Method

The bottom-gate coplanar IGZO TFTs were prepared using the following steps: 100 nm Mo, 200 nm SiO₂, and 100 nm Mo were deposited on the glass substrates successively, which were the gate electrode, insulation dielectric, and source/drain electrode of the oxide TFTs. After magnetron sputtering deposition, each of the above layers was patterned using wet-etching methods. Then the active films were deposited by mid-frequency (MF) magnetron sputtering of the IGZO targets (In₂O₃: Ga₂O₃: ZnO = 1:1:2 mol%). The IGZO films were annealed in air at different temperatures ($T_a = 300$ °C and 400 °C) for one hour and wet etched for the desired channel size (10 μm in length and 50 μm in width). Here, T_a below 250 °C was not considered, because it was found that the IGZO layer was not sufficiently oxidized at 250 °C and it was difficult to turn the TFTs off. T_a over 400 °C was not considered either since Mo was slightly oxidized at 400 °C and their conductivity may be more or less reduced. At last, 1 μm polymethyl methacrylate (PMMA) passivation layers were coated and patterned to expose the gate, source, and drain electrodes.

A P100 Source Meter was used to measure the transfer characteristics of our IGZO TFTs. During the drain current (I_{DS}) measurement, the gate voltage (V_{GS}) varied from −10 V to +20 V and the drain-source voltage (V_{DS}) was maintained at 10.1 V. Based on the I_{DS} - V_{GS} transfer curves, we extracted some electrical parameters, including saturation mobility μ , subthreshold swing SS, the ratio of on-state to off-state current I_{on}/I_{off} , and the threshold voltage V_{th} . The SS was calculated from the reciprocal of the maximum slope in the log (I_{DS})- V_{GS} transfer curves. The μ and V_{th} were calculated by linear extrapolation of the $I_{DS}^{1/2}$ - V_{GS} transfer curves [21,22].

The electrical stabilities of IGZO TFTs were evaluated using positive bias temperature stress (PBTS) and negative bias temperature stress (NBTS) tests. During PBTS tests, V_{GS} , V_{DS} , and environmental temperature (T) were maintained at +20 V, 0.1 V, and 60 °C, respectively. During NBTS tests, V_{GS} , V_{DS} , and T were set at −20 V, 0.1 V, and 60 °C, respectively.

The depth profile of IGZO/SiO₂ layers was collated using scanning X-ray photoelectron spectroscopy (XPS) (PHI 5000 V Versa Probe III, Chigasaki, Japan) with a monochromatic Al K α X-ray source (1486.6 eV, 50 W, 15 kV). To control/minimize the charge building, a conductive mask was used to provide a conducting pathway and charge neutralization facilities of XPS instruments were applied. When the XPS spectra were collected, the base vacuum of the testing chamber was kept at 6.9×10^{-8} Pa. The broad survey spectra were collected for the original surface, which included C1s signals. Then, the depth profiles

were further collected after every 0.5 min Ar⁺ sputtering. The energy and area of the Ar⁺ beam were set at 2 keV and 3 mm × 3 mm, respectively. The profiles of element contents (including carbon, oxygen, gallium, zinc, and indium) were obtained from these spectra. The C1s region showed that the carbon contamination was sufficiently removed after the first 0.5 min of sputtering. C1s at 284.8 eV for carbon on the surface were chosen for calibration. The core-level spectra were fitted using the Gaussian/Lorentzian function with Shirley-type background subtraction. The IGZO layers were also characterized using scanning electron spectroscopy (Gemini 450, Zeiss, Cambridge, UK).

3. Results

3.1. XPS Characterization

In-depth photoelectron spectra in the range of 150–170 eV for IGZO/SiO₂ samples annealed at different temperatures (T_a) are given in Figure 1. With increasing depth from the IGZO surface, variations in the photoelectron spectra can be divided into three stages. First, only one component centered at ~161.0 eV was observed in the spectra, the position of which agreed with that of the Ga3s component for the Ga₂O₃ reference samples [23]. This component can be attributed to the Ga-O bonds within the IGZO layer. The position as well as line shapes of the spectra at the first stage were almost unchanged (see the green spectra in Figure 1), indicating a uniform IGZO layer. Second, the Ga3s component shifted towards a lower binding energy (BE) side and an additional component at ~153.0 eV appeared. BE of the latter component was close to that of the Si2s component of SiO₂ [24]. Such double-peak spectra suggest an IGZO-SiO₂ interfacial mixing layer, the thickness of which was $\sim 15 \pm 2$ nm. The interfacial mixing layer can be seen as the result of the implantation of atoms from the oxide target into the SiO₂ surface. Third, there was only one Si2s component in the following spectra, which can be attributed to the signal from a SiO₂ layer. The above variations indicate that the film structure of IGZO/SiO₂ includes three parts: an IGZO layer, an IGZO/SiO₂ interfacial mixing layer, and a SiO₂ layer. The effects of T_a on the atomic structures of these three parts were further investigated.




Figure 1. In-depth photoelectron spectra in the range of 150–170 eV for IGZO/SiO₂ samples annealed at 300 °C (a) and 400 °C (b).

3.1.1. IGZO Layer

Figure 2 displays core-level spectra collected at a depth of ~5 nm from the surface to exemplify the uniform structure of the IGZO layer. In Figure 2a–c, there were symmetric components centered at $\sim 161.0 \pm 0.1$ eV, $\sim 1022.15 \pm 0.15$ eV, and $\sim 445.05 \pm 0.15$ eV, which were in agreement with those of the Ga3s, Zn2p, and In3d components of Ga₂O₃, ZnO, and In₂O₃ reference samples, respectively [23,25,26]. These components arose from Ga-O, Zn-O, and In-O bonds in the IGZO layer. The fitting spectra, which were generated from a one-component model, agreed well with the experimental spectra in Figure 2a–c. The

fitting results (see in Table 1) showed that at higher T_a , the full width of half maximum (FWHM) was nearly unvaried, but the position of these components shifted towards the higher BE side (i.e., +0.3 eV). These phenomena suggest an enhancement in the binding energy of Ga-O, Zn-O, and In-O bonds within the IGZO layer.




Figure 2. (a) Ga3s, (b) Zn2p, (c) In3d, and (d) O1s spectra of the IGZO layer annealed at 300 °C and 400 °C. The spectra were collected at a depth of 5 nm from IGZO surface.

Table 1. Parameters extracted by fitting the core-level spectra in Figure 2.

T_a (°C)	Ga3s		Zn2p		In3d		O1s
	Position (eV)	FWHM (eV)	Position (eV)	FWHM (eV)	Position (eV)	FWHM (eV)	$A_{O_{II}}$ (%)
300	160.9	3.3	1022.0	2.2	444.9	2.0	21
400	161.2	3.3	1022.3	2.2	445.2	2.0	21

In Figure 2d, asymmetric O1s spectra consist of one major component (O_I) at $\sim 530.9 \pm 0.4$ eV and a sub-component (O_{II}) on the high-BE side. Generally, O_I and O_{II} components were considered to be the result of M-O (M represents the metallic elements in IGZO) bonds and oxygen vacancies, respectively [27–29]. However, Idriss believes that a signal arising from an oxygen vacancy is impossible, based on the following reasons [30]. First, it is unreasonable in principle that photoelectron spectroscopy enables one to measure the kinetic energy of a missing electron. Second, the surface oxygen vacancies would

be oxidized instantaneously in an ambient environment due to the strong adsorption energy of H₂O, and thus ex situ measurements of oxygen vacancies were impossible. The sub-component in O1s spectra for metallic oxides is thus attributed to some structural imperfections containing oxygen atoms, such as hydroxyls, water molecules, and organic contaminants [30,31]. In our case, the correlation between the sub-component and organic contaminants was excluded since there were no C1s signals for the spectra collected from the IGZO layer. Fitting spectra generated from a double-component model agreed well with the experimental O1s spectra, and the area ratio of the O_{II} component ($A_{OII}\%$) was calculated. It was found that $A_{OII}\%$ for the IGZO layer was not sensitive to T_a , suggesting that comparable O-related imperfections were introduced into the IGZO layer at both T_a .

3.1.2. IGZO-SiO₂ Interfacial Mixing Layer

The atomic structures of the IGZO-SiO₂ interfacial mixing layer were further studied. In Figure 3a–c, the Ga3s, Zn2p, and In3d components at 159.90 ± 0.01 eV, 1021.35 ± 0.05 eV, and 444.1 ± 0.1 eV, respectively, were observed in the core-level spectra of the interfacial mixing layer annealed at both T_a . Compared with those for the IGZO layer, the BE of these components for the interfacial mixing layer (Table 2) was relatively lower. Additionally, full width of half maximum (FWHM) values of the Zn2p and In3d components for the interfacial layer (Table 2) were larger than those for the IGZO layer. These differences indicate that the M–O chemical bonds in the interfacial mixing layer were weaker and more disordered than those in the IGZO layer. At higher T_a , the Ga3s and Zn2p components were almost unvaried, but the In3d component shifted evidently towards the low-BE side (−0.1 eV). These results suggest that Ga–O and Zn–O bonds became somewhat weaker while the In–O bonds turned out to be apparently weakened at higher T_a . This phenomenon can be interpreted in terms of their bond energy, which led to distinct thermal stabilities. The In–O bonds exhibit a relatively lower bond energy and thus are more thermally unstable compared with Ga–O and Zn–O bonds [32,33]. Unlike those in the mixing layer, the In–O bonds within the IGZO layer were enhanced at higher T_a (Figure 2a–c). This distinction can be understood in terms of the dual role of T_a in the atomic structures. The annealing of amorphous semi-conductive oxides (i.e., heat treatment at temperatures below the crystallization temperature) is generally considered a defect in the annihilation process. Under these circumstances, more point defects will be annealed out at elevated temperatures due to their enhanced atomic mobility [34,35] or the combination with ambient gas [6,36]. As a result, the electrical stabilities of the oxides were improved. Nevertheless, some experimental evidence shows that semi-conductive oxides become electrically unstable with increasing ambient temperatures [37–39]. These abnormal phenomena revealed that a defect generation process is also involved in the annealing process, which would compete with the annihilation process and lead to an increase in atomic defects. In our case, the In–O bonds in the interfacial mixing layer were weaker than those in the IGZO layer, and thus they would be more easily broken by thermal vibration at higher T_a . Thus, at higher T_a , defect generation arising from breaking chemical bonds may overwhelm defect annihilation due to enhanced atomic mobility, leading to weakened In–O bonds in the interfacial mixing layer.

Table 2. Parameters extracted by fitting the core-level spectra in Figure 3.

T_a (°C)	Ga3s		Zn2p		In3d		Si2s		O1s
	Position (eV)	FWHM (eV)	$A_{OII}\%$ (%)						
300	159.91	2.8	1021.38	2.5	444.13	2.4	152.5	3.1	20
400	159.89	3.0	1021.35	2.5	444.02	2.5	152.8	3.1	24




Figure 3. (a) Ga3s and Si2s, (b) Zn2p, (c) In3d, and (d) O1s spectra taken from IGZO-SiO₂ interfacial mixing layer annealed at 300 °C and 400 °C.

There was one more component centered at 152.65 ± 0.15 eV in the spectra in the range of 150~170 eV (Figure 3a), which pointed to the Si2s component [24]. The binding energy of this component for the interfacial mixing layer (Table 2) was smaller than that for the SiO₂ layer (as shown in Figure 4a and Table 3), indicating that at the initial growth of IGZO, ion bombardment led to structural damages (for instance, dangling bonds and weak bonds). Although BE of Si2s component for the interfacial layer increased at higher T_a , it was still smaller than that for the SiO₂ layer. These phenomena suggest that although the structural damages at interface resulting from ion bombardment were reduced at higher T_a , they were unable to be totally annihilated.

Table 3. Parameters extracted by fitting the core-level spectra in Figure 4.

T_a (°C)	Si2s		O1s	
	Position (eV)	FWHM (eV)	Position (eV)	FWHM (eV)
300	153.2	3.2	531.5	2.3
400	153.3	3.1	531.6	2.4

In Figure 3d, the O1s spectra at both T_a were asymmetric with a sub-component on the high-BE side. As mentioned above, the sub-component on the high-BE side arises from O-related defects (for example, hydroxyls, water molecules, and organic contaminants). At higher T_a , the intensity of the sub-component increased. The curve-fitting analysis

also showed that the area ratio of the sub-component ($A_{O_{II}}\%$) increased at higher T_a . Both direct observation and indirect analysis showed that higher T_a resulted in more O-related defects in the interfacial mixing layer. Similarly, it has been reported that with an increasing annealing temperature of IGZO, more water molecules were distributed at deeper depths [16,40].




Figure 4. (a) Si2s and (b) O1s spectra of SiO₂ layer annealed at 300 °C and 400 °C.

3.1.3. SiO₂ Layer

The atomic structures of the SiO₂ layer annealed at different T_a were further studied. Figure 4 presents the Si2s and O1s spectra collected from the SiO₂ layer. At higher T_a , either the Si2p or O1s component shifted towards the high-BE side, indicating stronger Si-O bonds.

It should be noted that the BE values of the Si2s component for our SiO₂ films were lower than those for the SiO₂ bulk (154.7 ± 0.1 eV) [24]. This result was attributed to the atomic disordering within films arising from a far-from-equilibrium sputtering condition.

The above experimental results show the effects of T_a on IGZO/SiO₂ structures and the electrical stabilities of IGZO TFTs. The structural results can be summarized as follows: (1) higher T_a resulted in stronger chemical bonds within the IGZO layer and SiO₂ layers; (2) higher T_a had complex effects on the atomic structure of the IGZO/SiO₂ interfacial mixing layer: stronger Si-O bonds, weaker M-O bonds, and more O-related defects.

3.2. SEM Characterization

Figure 5 displays the surface morphology of IGZO layers annealed at different T_a . IGZO layers annealed at both T_a were columnar structures and their columnar widths were comparable (35 ± 5 nm). This result suggests that annealing temperatures over 300~400 °C had no effect on the surface morphology of IGZO layers.




Figure 5. Surface morphology of IGZO annealed at (a) 300 °C and (b) 400 °C.

3.3. Bias Stress Stabilities

3.3.1. Transfer Characteristics

The transfer characteristics of as-fabricated TFTs with IGZO annealed at different T_a were compared (see the green curves in Figure 6). First, at higher T_a , the transfer curves shifted negatively, indicating a negative shift in the threshold voltage (V_{th}). Actually, many researchers have observed more negative V_{th} for as-fabricated TFTs with IGZO annealed at higher temperatures [6,9,11,12,14,41]. Such a negatively shifted V_{th} at higher T_a was related to the decreased resistance of our IGZO films (R). The R -value of the IGZO annealed at 400 °C ($4.1 \times 10^5 \Omega$) was at least two orders of magnitude less than that of the IGZO annealed at 300 °C ($>4 \times 10^7 \Omega$). The decreased resistance was attributed to the increased carrier concentration because the saturation mobilities of our TFTs with IGZO annealed at different T_a were similar (as listed in Table 4). Second, the slope in the linear region of the transfer curves in the higher- T_a case increased, which suggests a lower subthreshold swing (SS). As suggested for amorphous silicon thin-film transistors, the interfacial trap density (N_{SS}^{Max}) can be estimated from SS by the following equation:

$$N_{SS}^{Max} = \left(\frac{SS \log(e)}{kT/q} - 1 \right) \frac{C_{ox}}{q} \quad (1)$$

where k is the Boltzmann constant, q is the electron charge, T is the temperature, and C_{ox} is the insulator capacitance per unit area [42,43]. Given the fact that the C_{ox} of our SiO_2 dielectric was $2.4 \times 10^{-8} \text{ F/cm}^2$, the N_{SS}^{Max} of our TFTs decreased from $1\sim 2 \times 10^{12}/\text{cm}^2$ to $\sim 8 \times 10^{11}/\text{cm}^2$ when T_a increased from 300 °C to 400 °C.




Figure 6. Transfer characteristic curves of the TFTs with IGZO annealed at 300 °C and 400 °C during 3h positive bias temperature stress (PBTS) and negative bias temperature stress (NBTS) (a–d).

Table 4. The electrical parameters (including mobility μ , subthreshold swing SS, I_{on} and I_{off} ratio I_{on}/I_{off} , threshold voltage V_{th} , and V_{th} shift ΔV_{th}) extracted from the transfer curves in Figure 5.

T_a (°C)	State	μ (cm ² /Vs)	SS (V/dec)	I_{on}/I_{off}	V_{th} (V)	ΔV_{th} (V)
300	As-fabricated	95	0.77	7.6×10^6	1.7	+1.5
	3h PBTS	103	0.72	2.5×10^6	3.2	
400	As-fabricated	93	0.44	3.7×10^7	−3.2	0.0
	3h PBTS	105	0.44	4.2×10^7	−3.2	
300	As-fabricated	103	0.57	8.4×10^6	1.3	−1.9
	3h NBTS	124	0.63	5.6×10^7	−0.6	
400	As-fabricated	95	0.40	6.0×10^7	−2.5	−4.5
	3h NBTS	102	0.54	3.0×10^7	−7.0	

3.3.2. Positive Bias Temperature Stress (PBTS) Stabilities

PBTS stabilities of TFTs with IGZO annealed at 300 °C to 400 °C were further studied. The TFT with IGZO annealed at 300 °C exhibited a positive V_{th} shift (+1.3 V) without any change in SS after 1h PBTS, and then turned out to be stable after 2 h or 3 h of PBTS (Figure 6a). The amplitude of such a ΔV_{th} was smaller than those of the reported oxide TFTs under the same PBTS conditions (Table 5). The positively shifted V_{th} under PBTS is primarily attributed to the electron trapping near or at the semiconductor/insulator (S/I) interface, without generating a new state [17–19]. However, neither position nor shape was varied after PBTS for the TFT with IGZO annealed at 400 °C (Figure 6c), indicating improved PBTS stabilities. Given the fact that the carrier concentration increased at higher T (as discussed in Section 3.3.1), the increased PBTS stabilities correlated with the reduced interface trap (as evident by the smaller SS), which lessened the effects of electron trapping near or at the IGZO/SiO₂ interface.

As revealed by XPS analysis, the improved structural features near/at the IGZO/SiO₂ interface involved stronger Si-O bonds in the interfacial mixing layer. Cho et al. observed that oxide TFT, with stronger Si-O bonds on the insulation surface, exhibited smaller ΔV_{th} under PBTS [44]. In this sense, the reduced interfacial traps, resulting in the enhanced PBTS stabilities at higher T_a , may be due to the strengthened Si-O bonds near/at the interface.

3.3.3. Negative Bias Temperature Stress (NBTS) Stabilities

The effects of T_a on NBTS stabilities were somewhat different from those on PBTS stabilities. The TFT with IGZO annealed at 300 °C showed a negative V_{th} shift (−2.0 V) after 1 h NBTS and became stable after 2 h or 3 h of NBTS (Figure 6b). The amplitude of this negative ΔV_{th} was in the range of the reported values for oxide TFTs under the same NBTS conditions. However, the TFT with IGZO annealed at 400 °C presented a continuous negative V_{th} shift during NBTS, resulting in a larger V_{th} shift (−4.5 V) after 3 h of NBTS (Figure 6d). In other words, higher T_a slightly increased the NBTS instabilities. Similarly, Chen et al. reported that higher a post-annealing temperature resulted in increased negative bias stress instabilities [10]. Three mechanisms for instabilities under negative bias stress have been proposed: hole trapping at the S/I interface [5], defect generation in active layers [18,19], and electron de-trapping at the S/I interface [17,20]. The first mechanism was not considered because the number of holes in n-type semiconductors was negligible. The second mechanism was unable to explain our experimental results since (i) the defect state in the IGZO would result in degradation in SS and μ , rather than the almost unvaried SS and slightly increased μ (Table 4), and (ii) the XPS results revealed that no extra structural defects were introduced into the IGZO layer at higher T_a (see in Section 3.1.1). Therefore, our increased NBTS instabilities at higher T_a were mainly attributed to the enhanced electron de-trapping near or at the S/I interface. Under negative bias stress, the interfacial donor-like defects released electrons towards the IGZO layer and turned out to be positively charged. The released electrons would be trapped within the IGZO layer and thus are not recovered instantly. In the following bias sweeping, the positively charged donor-

like defects and trapped electrons formed a residual field, leading to enhanced electron accumulation in the front channel, which, in turn, resulted in a negative ΔV_{th} .

Our XPS analysis showed that the increased interfacial defects at higher T_a include weakened M-O bonds and increased O-related defects (e.g., water molecules and hydroxyls). Much experimental evidence has shown that the weakened M-O bonds and water molecules were donor-like in nature, which enables the release of electrons and results in a larger V_{th} shift under negative bias stress [29,45,46]. Therefore, the increased NBTS instabilities can be attributed to the weakened M-O bonds and increased water molecules in the IGZO/SiO₂ interfacial mixing layer.

Table 5. Reference data for the bias temperature stabilities of oxide TFTs. BG and TG represent bottom-gate and top-gate configurations.

Configuration	Active Layer	V_{GS} (V)	Temp (°C)	Time (s)	ΔV_{th} (V)	Reference
Coplanar_BG	IGZO	+20	60	3000	2.5	[47]
Staggered_BG	IGZO	+20	60	3600	0.5	[48]
Staggered_BG	IGZTO	+20	60	7200	1.8	[49]
Staggered_BG	IZO	+20	60	7200	3.0	[50]
Staggered_BG	IZO:Pr	+20	60	7200	2.0	[50]
Coplanar_BG	IGZO	+20	60	10,800	1.3	This work
Staggered_BG	SZTO	−20	60	3600	−2	[51]
Staggered_BG	SZTO	−20	60	3600	−2.73	[52]
Staggered_BG	IGZO	−20	60	3600	−0.5	[48]
Staggered_BG	IGZTO	−20	60	7200	0.5	[49]
Staggered_BG	IZO	−20	60	7200	−0.8	[50]
Staggered_BG	IZO:Pr	−20	60	7200	−0.71	[50]
Staggered_BG	IZO	−20	60	10,800	−3.5	[53]
Staggered_BG	HIZO	−20	60	10,800	−3~−1	[54]
Coplanar_BG	IGZO	−20	60	10,800	−2	This work

4. Discussions

The above experimental results showed that the structural quality of the IGZO/SiO₂ interfacial mixing layer was the key structural factor for the electrical stabilities of bottom-gate coplanar IGZO TFTs. In this part, we discuss how the processing conditions affect this key factor in order to propose the main points for preparing electrically stable semi-conductive devices.

For bottom-gate coplanar TFTs, structural imperfections forming from the insulation surface are inevitable during the preparation of source/drain electrodes and the active layer [43,55,56]. To enhance the performance of devices, post-heat treatment (for example, by adjusting T_a) is necessary to reduce these structural defects. Therefore, the structural quality of the oxide/insulator interfacial mixing layer depends on the competition between defect generation from ion bombardment and defect annihilation through heat treatment.

Our study, as well as other reported results [10,13,14,57], showed that unlimited enhancement in post-heat treatment by increasing T_a would result in negative effects on oxide TFTs (such as degraded transfer characteristics and electrical stabilities). Seen in this light, higher T_a would play a negative role in defect generation, rather than the generally considered positive role in defect annihilation, when T_a was increased up to a certain degree. In this work, XPS analysis (as schematically drawn in Figure 7) revealed that at higher T_a , although the damaged Si-O bonds were partially annihilated, the weak M-O bonds were easily broken due to thermal vibration. Moreover, more undesired molecules (e.g., water molecules) from the ambient atmosphere were introduced into the interfacial mixing layer at higher T_a because of the enhanced diffusion length. As a result, the electrical stabilities of IGZO TFTs were not comprehensively improved, i.e., enhanced PBTS stabilities but degraded NBTS stabilities. Thus, unlimitedly enhancing annealing temperatures may not be an effective way to improve the structural quality of the interfacial layer. In this regard, controlling defect generation is more important to achieving a high-quality interfacial layer.

To control defect generation during the sputtering of oxides, a mild sputtering condition of source/drain electrodes and oxides or a bombardment-resistant insulation surface (through densifying the film structure) may be required.




Figure 7. Schematic drawing of dual effects of higher T_a on structure of IGZO-SiO₂ mixing layer: enhanced Si-O bonds, weaker M-O bonds, and more H₂O molecules.

5. Conclusions

In conclusion, the effects of annealing temperatures (T_a) on the IGZO/SiO₂ film structure and electrical stabilities of bottom-gate coplanar IGZO TFTs were investigated to build a process–structure–property holistic link. The XPS results presented a three-layer structure of IGZO/SiO₂: a uniform IGZO layer, an IGZO/SiO₂ interfacial mixing layer, and a SiO₂ layer. Higher T_a had complex effects on the structure of the interfacial mixing layer, though it only resulted in stronger chemical bonds within the IGZO and SiO₂ layers. Particularly, although the damaged Si-O bonds within the interfacial mixing layer were improved at high T_a , the weak M-O bonds (M points to the metallic atoms in IGZO) were thermally disturbed. Additionally, the undesired O-related molecules (e.g., water molecules) were introduced into the interfacial mixing layer. The IGZO TFTs with IGZO annealed at higher T_a exhibited enhanced positive bias temperature stress (PBTS) stabilities but degraded negative bias temperature (NBTS) stabilities. The enhanced PBTS stabilities were attributed to the reduced electron traps due to the stronger Si-O bonds near the IGZO/SiO₂ interfacial mixing layer. The decreased NBTS stabilities were ascribed to the increased electron de-trapping arising from the donor-like defects within the interfacial mixing layer (such as weaker M-O bonds and increased O-related defects). Our results indicate that to achieve enhanced comprehensive performance of IGZO TFTs, controlling defect generation (e.g., by using a mild growth condition of source/drain electrodes and oxides or densifying the SiO₂ layer) may be more significant than enhancing defect annihilation (e.g., by increasing T_a).

Author Contributions: Conceptualization, Y.C. (Yuyun Chen), Y.S., Y.L. and R.H.; Methodology, Y.C. (Yuyun Chen), Y.C. (Yuanming Chen), G.X., Y.L. and R.H.; Validation, G.X.; Formal analysis, Y.C. (Yuyun Chen), Y.S., Y.C. (Yuanming Chen), G.X. and R.H.; Investigation, Y.C. (Yuyun Chen), Y.C. (Yuanming Chen), G.X. and Y.L.; Data curation, Y.C. (Yuyun Chen), Y.C. (Yuanming Chen) and G.X.; Writing—original draft, Y.C. (Yuyun Chen); Writing—review & editing, Y.C. (Yuyun Chen), Y.S. and R.H.; Supervision, Y.S.; Funding acquisition, Y.L. All authors have read and agreed to the published version of the manuscript.

Funding: This work was supported by the Guangdong Provincial Science and Technology Innovation Strategy Special Project (City and County Science and Technology Innovation Support Project) [grant number STKJ2023053].

Institutional Review Board Statement: Not applicable.

Informed Consent Statement: Not applicable.

Data Availability Statement: Data are contained within the article.

Acknowledgments: The authors acknowledge the support from the Guangdong Technion Israel Institute of Technology.

Conflicts of Interest: Yuyun Chen, Yi Shen, Yuanming Chen, Guodong Xu, and Yudong Liu were employed by the company Shantou Goworld Display Technology Co., Ltd. Rui Huang declares that the research was conducted in the absence of any commercial or financial relationships that could be construed as a potential conflict of interest.

References

1. Kamiya, T.; Hosono, H. Material characteristics and applications of transparent amorphous oxide semiconductors. *NPG Asia Mater.* **2010**, *2*, 15–22. [\[CrossRef\]](#)
2. Jeong, J.K. The status and perspectives of metal oxide thin-film transistors for active matrix flexible displays. *Semicond. Sci. Technol.* **2011**, *26*, 034008. [\[CrossRef\]](#)
3. Park, J.S.; Maeng, W.-J.; Kim, H.-S.; Park, J.-S. Review of recent developments in amorphous oxide semiconductor thin-film transistor devices. *Thin Solid Films* **2012**, *520*, 1679–1693. [\[CrossRef\]](#)
4. Conley, J.F. Instabilities in amorphous oxide semiconductor thin-film transistors. *IEEE Trans. Device Mater. Reliab.* **2010**, *10*, 460–475. [\[CrossRef\]](#)
5. Jeong, J.K. Photo-bias instability of metal oxide thin film transistors for advanced active matrix displays. *J. Mater. Res.* **2013**, *28*, 2071–2084. [\[CrossRef\]](#)
6. Tang, H.; Ide, K.; Hiramatsu, H.; Ueda, S.; Ohashi, N.; Kumomi, H.; Hosono, H.; Kamiya, T. Effects of thermal annealing on elimination of deep defects in amorphous In-Ga-Zn-O thin-film transistors. *Thin Solid Films* **2016**, *614*, 73–78. [\[CrossRef\]](#)
7. Ide, K.; Nomura, K.; Hiramatsu, H.; Kamiya, T.; Hosono, H. Structural relaxation in amorphous oxide semiconductor, a-In-Ga-Zn-O. *J. Appl. Phys.* **2012**, *111*, 073513. [\[CrossRef\]](#)
8. Takenaka, K.; Nunomura, S.; Hayashi, Y.; Komatsu, H.; Toko, S.; Tampo, H.; Setsuhara, Y. Stability and gap states of amorphous In-Ga-Zn-Ox thin film transistors: Impact of sputtering configuration and post-annealing on device performance. *Thin Solid Films* **2024**, *790*, 140203. [\[CrossRef\]](#)
9. Chiang, H.Q.; McFarlane, B.R.; Hong, D.; Presley, R.E.; Wager, J.F. Processing effects on the stability of amorphous indium gallium zinc oxide thin-film transistors. *J. Non-Cryst. Solids* **2008**, *354*, 2826–2830. [\[CrossRef\]](#)
10. Chen, Y.-C.; Chang, T.-C.; Li, H.-W.; Chen, S.-C.; Chung, W.-F.; Chen, Y.-H.; Tai, Y.-H.; Tseng, T.-Y.; Huang, F.-S.Y. Surface states related the bias stability of amorphous In-Ga-Zn-O thin film transistors under different ambient gases. *Thin Solid Films* **2011**, *520*, 1432–1436. [\[CrossRef\]](#)
11. Fuh, C.-S.; Sze, S.M.; Liu, P.-T.; Teng, L.-F.; Chou, Y.-T. Role of environmental and annealing conditions on the passivation-free In-Ga-Zn-O TFT. *Thin Solid Films* **2011**, *520*, 1489–1494. [\[CrossRef\]](#)
12. Shin, H.S.; Ahn, B.D.; Rim, Y.S.; Kim, H.J. Annealing temperature dependence on the positive bias stability of IGZO thin-film transistors. *J. Inf. Disp.* **2011**, *12*, 209–212. [\[CrossRef\]](#)
13. Hwang, S.; Lee, J.H.; Woo, C.H.; Lee, J.Y.; Cho, H.K. Effect of annealing temperature on the electrical performances of solution-processed InGaZnO thin film transistors. *Thin Solid Films* **2011**, *519*, 5146–5149. [\[CrossRef\]](#)
14. Jeon, S.-J.; Chang, J.-W.; Choi, K.-S.; Kar, J.P.; Lee, T.-I.; Myoung, J.-M. Enhancement in electrical performance of indium gallium zinc oxide-based thin film transistors by low temperature thermal annealing. *Mater. Sci. Semicond. Process.* **2010**, *13*, 320–324. [\[CrossRef\]](#)
15. Chen, X.F.; He, G.; Gao, J.; Zhang, J.W.; Xiao, D.Q.; Jin, P.; Deng, B. Substrate temperature dependent structural, optical and electrical properties of amorphous InGaZnO thin films. *J. Alloys Compd.* **2015**, *632*, 533–539. [\[CrossRef\]](#)
16. Watanabe, K.; Lee, D.-H.; Sakaguchi, I.; Nomura, K.; Kamiya, T.; Haneda, H.; Hosono, H.; Ohashi, N. Surface reactivity and oxygen migration in amorphous indium-gallium-zinc oxide films annealed in humid atmosphere. *Appl. Phys. Lett.* **2013**, *103*, 201904. [\[CrossRef\]](#)
17. Cho, E.N.; Kim, C.E.; Yun, I. Analysis of bias stress instability in amorphous InGaZnO thin-film transistors. *IEEE Trans. Device Mater. Reliab.* **2011**, *11*, 112–117. [\[CrossRef\]](#)
18. Fung, T.-C.; Abe, K.; Kumomi, H.; Kanicki, J. Electrical instability of RF sputter amorphous In-Ga-Zn-O thin-film transistors. *J. Disp. Technol.* **2009**, *5*, 452–461. [\[CrossRef\]](#)
19. Nomura, K.; Kamiya, T.; Hirano, M.; Hosono, H. Origins of threshold voltage shifts in room-temperature deposited and annealed a-In-Ga-Zn-O thin-film transistors. *Appl. Phys. Lett.* **2009**, *95*, 013502. [\[CrossRef\]](#)

20. van Berkel, C.; Powell, M.J. Resolution of amorphous silicon thinfilm transistor instability mechanism using ambipolar transistors. *Appl. Phys. Lett.* **1987**, *51*, 1094–1096. [[CrossRef](#)]
21. Brotherton, S.D. *Introduction to thin Film Transistors: Physics and Technology of TFTs*, 1st ed.; Springer: Cham, Switzerland, 2013.
22. Vidor, F.F.; Wirth, G.L.; Hilleringmann, U. Fundamentals. In *ZnO Thin-Film Transistors for Cost-Efficient Flexible Electronics*; Springer: Cham, Switzerland, 2018; pp. 26–30.
23. Schön, G. Auger and direct electron spectra in X-ray photoelectron studies of zinc, zinc oxide, gallium, and gallium oxide. *J. Electron Spectrosc. Relat. Phenom.* **1973**, *2*, 75–86. [[CrossRef](#)]
24. Gross, T.; Ramm, M.; Sonntag, H.; Unger, W.; Weijers, H.M.; Adem, E.H. An XPS analysis of different SiO₂ modifications employing a C 1s as well as an Au 4f_{7/2} static charge reference. *Surf. Interface Anal.* **1992**, *18*, 59–64. [[CrossRef](#)]
25. Deroubaix, G.; Marcus, P. X-ray photoelectron spectroscopy analysis of copper and zinc oxides and sulphides. *Surf. Interface Anal.* **1992**, *18*, 39–46. [[CrossRef](#)]
26. Liu, W.K.; Yuen, W.T.; Stradling, R.A. Preparation of InSb substrates for molecular beam epitaxy. *J. Vac. Sci. Technol.* **1995**, *13*, 1539–1545. [[CrossRef](#)]
27. Abliz, A. Effects of hydrogen plasma treatment on the electrical performances and reliability of InGaZnO thin-film transistors. *J. Alloys Compd.* **2020**, *831*, 154694. [[CrossRef](#)]
28. Rivas-Aguilar, M.E.; Hernandez-Como, N.; Gutierrez-Heredia, G.; Sánchez-Martínez, A.; Mireles Ramirez, M.; Mejia, I.; Quevedo-López, M.A. Specific contact resistance of IGZO thin film transistors with metallic and transparent conductive oxides electrodes and XPS study of the contact/semiconductor interfaces. *Curr. Appl. Phys.* **2018**, *18*, 834–842. [[CrossRef](#)]
29. Yang, S.-H.; Kim, J.Y.; Park, M.J.; Choi, K.-H.; Kwak, J.S.; Kim, H.-K.; Lee, J.-M. Low resistance ohmic contacts to amorphous IGZO thin films by hydrogen plasma treatment. *Surf. Coat. Technol.* **2012**, *206*, 5067–5071. [[CrossRef](#)]
30. Idriss, H. On the wrong assignment of XPS O 1s signal at 531–532 eV attributed to oxygen vacancies in photo- and electro-catalysts for water splitting and other materials applications. *Surf. Sci.* **2021**, *712*, 121894. [[CrossRef](#)]
31. Nomura, K.; Kamiya, T.; Ikenaga, E.; Yanagi, H.; Kobayashi, K.; Hosono, H. Depth analysis of subgap electronic states in amorphous oxide semiconductor, a-In-Ga-Zn-O, studied by hard x-ray photoelectron spectroscopy. *J. Appl. Phys.* **2011**, *109*, 073726. [[CrossRef](#)]
32. Barin, I. *Thermochemical Data of Pure Substances*, 3rd ed.; VCH Verlagsgesellschaft mbH: Weinheim, Germany, 1995.
33. Magari, Y.; Makino, H.; Furuta, M. Carrier generation mechanism and origin of subgap states in Ar- and He-plasma-treated In-Ga-Zn-O thin films. *J. Solid State Sci. Technol.* **2017**, *6*, Q101–Q107. [[CrossRef](#)]
34. Humphreys, F.J.; Hatherly, M. *Recrystallization and Related Annealing Phenomena*, 2nd ed.; Elsevier Science & Technology: Oxford, UK, 2004.
35. Mitchell, B.S. *An Introduction to Materials Engineering and Science*, 1st ed.; John Wiley & Sons, Inc.: Hoboken, NJ, USA, 2004.
36. Chowdhury, M.D.H.; Um, J.G.; Jang, J. Remarkable changes in interface O vacancy and metal-oxide bonds in amorphous indium-gallium-zinc-oxide thin-film transistors by long time annealing at 250 °C. *Appl. Phys. Lett.* **2014**, *105*, 233504. [[CrossRef](#)]
37. Hu, Z.; Zhou, D.; Xu, L.; Wu, Q.; Xie, H.; Dong, C. Thermal stability of amorphous InGaZnO thin film transistors passivated by AlO_x layers. *Solid-State Electron.* **2015**, *104*, 39–43. [[CrossRef](#)]
38. Xu, J.; Wu, Q.; Xu, L.; Xie, H.; Liu, G.; Zhang, L.; Dong, C. Ambient effect on thermal stability of amorphous InGaZnO thin film transistors. *Solid-State Electron.* **2016**, *126*, 170–174. [[CrossRef](#)]
39. Chen, Y.; Meng, F.; Ge, F.; Xu, G.; Huang, F. Ga-doped ZnO films magnetron sputtered at ultralow discharge voltages: Significance of controlling defect generation. *Thin Solid Films* **2018**, *660*, 840–845. [[CrossRef](#)]
40. Ide, K.; Nomura, K.; Hosono, H.; Kamiya, T. Electronic defects in amorphous oxide semiconductors: A review. *Phys. Status Solid A* **2015**, *109*, 37–41. [[CrossRef](#)]
41. Wu, C.; Huang, X.; Lu, H.; Yu, G.; Ren, F.; Chen, D.; Zhang, R.; Zheng, Y. Study on interface characteristics in amorphous indium-gallium-zinc oxide thin-film transistors by using low-frequency noise and temperature dependent mobility measurement. *Solid-State Electron.* **2015**, *109*, 37–41. [[CrossRef](#)]
42. Kagan, C.R. *Thin-Film Transistors*, 1st ed.; MARCEL DEKKER, INC.: New York, NY, USA, 2003.
43. Jeong, J.K.; Jeong, J.H.; Yang, H.W.; Park, J.-S.; Mo, Y.-G.; Kim, H.D. High performance thin film transistors with cosputtered amorphous indium gallium zinc oxide channel. *Appl. Phys. Lett.* **2007**, *91*, 113505. [[CrossRef](#)]
44. Cho, S.-I.; Ko, J.B.; Lee, S.H.; Kim, J.; Park, S.-H.K. Remarkably stable high mobility of self-aligned oxide TFT by investigating the effect of oxygen plasma time during PEALD of SiO₂ gate insulator. *J. Alloys Compd.* **2022**, *893*, 162308. [[CrossRef](#)]
45. Han, Y.; Cui, C.; Yang, J.; Tsai, M.-Y.; Chang, T.-C.; Zhang, Q. H₂O induced hump phenomenon in capacitance-voltage measurements of a-IGZO thin-film transistors. *IEEE Trans. Device Mater. Reliab.* **2016**, *16*, 20–24. [[CrossRef](#)]
46. Shiah, Y.-S.; Sim, K.; Shi, Y.; Abe, K.; Ueda, S.; Sasase, M.; Kim, J.; Hosono, H. Mobility-stability trade-off in oxide thin-film transistors. *Nat. Electron.* **2021**, *4*, 800–807. [[CrossRef](#)]
47. Ryu, M.-K.; Park, S.-H.K.; Hwang, C.-S.; Yoon, S.-M. Comparative studies on electrical bias temperature instabilities of In-Ga-Zn-O thin film transistors with different device configurations. *Solid-State Electron.* **2013**, *89*, 171–176. [[CrossRef](#)]
48. Kim, J.-L.; Lee, C.K.; Kim, M.J.; Lee, S.H.; Jeong, J.K. Role of MoTi diffusion barrier in amorphous indium-gallium-zinc-oxide thin-film transistors with a copper source/drain electrode. *Thin Solid Films* **2021**, *731*, 138759. [[CrossRef](#)]
49. Ochi, M.; Morita, S.; Takashi, Y.; Tao, H.; Goto, H.; Kugimiya, T.; Kanamura, M. Electrical characterization of BCE-TFTs with a-IGZTO oxide semiconductor compatible with Cu and Al interconnections. *Soc. Inf. Disp.* **2015**, *46*, 853–856. [[CrossRef](#)]

50. Li, M.; Zhang, W.; Chen, W.; Li, M.; Wu, W.; Xu, H.; Zou, J.; Tao, H.; Wang, L.; XU, M.; et al. Improving thermal stability of solution process indium zinc oxide thin film transistors by praseodymium oxide doping. *Appl. Mater. Interfaces* **2018**, *10*, 28764–28771. [[CrossRef](#)]
51. Byum, J.M.; Lee, S.Y. Effect of channel thickness on the electrical performance and the stability of amorphous SiZnSnO thin film transistor. *Mater. Sci. Semicond. Process.* **2020**, *117*, 105183. [[CrossRef](#)]
52. Hwang, J.Y.; Lee, S.Y. Investigation on the change of the performance of Si-Zn-Sn-O thin film transistors under negative bias temperature stress depending on the channel thickness. *Solid-State Electron.* **2018**, *153*, 93–98. [[CrossRef](#)]
53. Son, K.-S.; Park, J.S.; Kim, T.S.; Kim, H.-S.; Seo, S.-J.; Kim, S.-J.; Seon, J.B.; Ji, K.H.; Jeong, J.K.; Ryu, M.K.; et al. Improvement of photo-induced negative bias stability of oxide thin film transistors by reducing the density of sub-gap states related to oxygen vacancies. *Appl. Phys. Lett.* **2013**, *102*, 122108. [[CrossRef](#)]
54. Kwon, J.-Y.; Jung, J.S.; Son, K.S.; Lee, K.-H.; Park, J.S.; Kim, T.S.; Park, J.-S.; Choi, R.; Jeong, J.K.; Koo, B.; et al. Investigation of light-induced bias instability in Hf-In-Zn-O thin film transistors: A cation combinatorial approach. *J. Electrochem. Soc.* **2011**, *158*, H433–H437. [[CrossRef](#)]
55. Kim, D.H.; Lee, D.-H.; Yoon, S.Y.; Jang, J.N.; Hong, M.P. Low-temperature fabrication (<150 °C) of amorphous IGZO TFTs via high density CVD and superimposed rf/dc magnetron sputtering. *Curr. Appl. Phys.* **2012**, *12*, S48–S51. [[CrossRef](#)]
56. Jia, J.; Torigoshi, Y.; Shigesato, Y. In situ analyses on negative ions in the indium-gallium-zinc oxide sputtering process. *Appl. Phys. Lett.* **2013**, *103*, 013501. [[CrossRef](#)]
57. Hanyu, Y.; Abe, K.; Domen, K.; Nomura, K.; Hiramatsu, H.; Kumomi, H.; Hosono, H.; Kamiya, T. Effects of high-temperature annealing on operation characteristics of a-In-Ga-Zn-O TFTs. *J. Disp. Technol.* **2014**, *10*, 979–983. [[CrossRef](#)]

Disclaimer/Publisher’s Note: The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of MDPI and/or the editor(s). MDPI and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content.