



Article Extrema-Triggered Conversion for Non-Stationary Signal Acquisition in Wireless Sensor Nodes

Swagat Bhattacharyya 🗅 and Jennifer O. Hasler *🗅

School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA 30332, USA; sbhattac8@gatech.edu

* Correspondence: jennifer.hasler@ece.gatech.edu

Abstract: While wireless sensor node (WSNs) have proliferated with the rise of the Internet of Things (IoT), uniformly sampled analog-digital converters (ADCs) have traditionally reigned paramount in the signal processing pipeline. The large volume of data generated by uniformly sampled ADCs while capturing most real-world signals, which are highly non-stationary and sparse in information content, considerably strains the power budget of WSNs during data transmission. Given the pressing need for intelligent sampling, this work proposes an extrema pulse generator devised to trigger ADCs at significant signal extrema, thereby curbing the volume of data points collected and transmitted, and mitigating transmission power draw. After providing a comprehensive signaltheoretic rationale, we construct and experimentally validate these circuits on a system-on-chip fieldprogrammable analog array in a 350 nm complementary metal-oxide-semiconductor (MOS) process. Operating within a power range of 4.3–12.3 µW (contingent on the input bandwidth requirements), the extrema pulse generator has proven to be capable of effectively sampling both synthetic and natural signals, achieving significant reductions in data volume and signal reconstruction error. Using a nonideality-resilient reconstruction algorithm, that we develop in this work, experimental comparisons between extrema and uniform sampling show that extrema sampling achieves an 18fold lower normalized root mean square reconstruction error for a quadratic chirp signal, despite requiring 5-fold fewer sample points. Similar improvements in both the reconstruction error and effective sampling rate objectives are found experimentally for an electrocardiogram signal. Using both theoretical and experimental methods, this work demonstrates the potential of extrema-triggered systems for extending Pareto frontiers in modern, resource-constrained sensing scenarios.

Keywords: analog–digital conversion; asynchronous; event detection; extrema; field-programmable analog array; non-stationary signal; nonuniform; reconfigurable; reconstruction; sampling; wireless sensor node

1. The Need for Intelligent Sampling Approaches

The expansion of the Internet of Things (IoT) has brought forth an explosion in the number of wireless sensor node (WSN) applications; the WSN market [1] is currently growing by 15.5% annually. The primary objective of a WSN (Figure 1a) is to efficiently encode observations of physical phenomena into digital symbols for wireless transmission to a base station. Nearly all application scenarios of WSNs are resource-constrained, and WSN designers must intelligently balance power usage, data integrity, and system adaptability, which are, in turn, dependent on both the input signal and the signal processing pipeline. Biomedical applications, such as wearables and implantable devices [2–5], are particularly challenging since they have stringent upper bounds on device size and power consumption.

To obtain approximate design constraints for implantables, we consider intracortical neural recorder arrays. The volume of packaged arrays must be a few mL or less. For typical die areas (roughly 30 mm²), intracortical neural recorder arrays have a power limit of roughly 10 mW to prevent damage to brain tissue [6]. The low-noise amplifiers (LNAs)



Citation: Bhattacharyya, S.; Hasler, J.O. Extrema-Triggered Conversion for Non-Stationary Signal Acquisition in Wireless Sensor Nodes. *J. Low Power Electron. Appl.* 2024, 14, 11. https://doi.org/10.3390/ jlpea14010011

Academic Editor: Xiaoxi Liu

Received: 29 December 2023 Revised: 7 February 2024 Accepted: 12 February 2024 Published: 17 February 2024



Copyright: © 2024 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (https:// creativecommons.org/licenses/by/ 4.0/). required in the analog front end consume 20–30% of the total power in a typical neural recorder power budget, while wireless transmission and the analog–digital converters (ADCs) have a combined 40–50% contribution to the total power [6,7].



Figure 1. Signal flow diagram comparing (**a**) a conventional WSN with uniform sampling to (**b**) our energy-efficient extrema-sampled approach with our proposed extrema pulse generator and reconstruction algorithm.

Modern ADCs perform at efficiencies exceeding $1 \mu W/Mbps$ [8], yet simply connecting the ADC output to a standard digital pad, which can present up to 100 pF capacitance (at VDD = 1 V), would require 50 $\mu W/Mbps$. In fact, the power consumption of wireless transmission and ADCs can range from $100 \mu W/Mbps$ for backscatter communication to 10 mW/Mbps for short-range frequency-shift keying (FSK) transmission [6,7]. Bluetooth low energy 5 (BLE 5) and similar commercial standards need roughly 50 mW/Mbps at 8 dBm transmit power [9].

Improvements in LNA power consumption and data transmission cost are fundamentally bottlenecked by gain and noise requirements [6]. Nevertheless, not all sensor data are relevant, and one can greatly benefit from reducing the transmitted data. However, data reduction approaches must not cause the excessive loss of information or require excessive resource overhead. Biological signals, epitomized by electrocardiograms (ECGs) (Figure 2a), are often non-stationary [10–12]. To accurately capture the rapid transients of the QRS complexes (marked in Figure 2a), which usually persist for less than 20% of the inter-heartbeat period, sampling rates of at least 250 Hz and resolutions of at least 8 bit are essential [13,14]. This non-stationary characteristic opens up the possibility of utilizing nonuniform sampling to significantly reduce the number of transmitted data points at the source without requiring complex data compression approaches.

The relevance of nonuniform sampling stretches beyond its conventional applications in sensing into physical computation applications. Solutions derived from biologically inspired ordinary differential equations (ODEs) frequently exhibit non-stationary signals. Due to the analogous behavior of metal-oxide-semiconductor field-effect transistors (MOS-FETs) and biological channels, these biologically inspired ODEs can often be computed physically with less power than is needed for sampling the solution at the necessary speed and precision [15]. Consequently, the same incentives for the nonuniform sampling of physiological signals are applicable to the digital readout of ODE solutions on analog hardware accelerators.



Figure 2. Illustration of an ECG (**a**) waveform and its wideband spectrogram showing the need for high resolution and high sampling rates during uniform sampling. Pareto fronts for uniform and nonuniform ECG sampling as determined by (**b**) an NRMSE minimization and (**c**) an AICc minimization problem. Both naive nonuniform sampling approaches show a set of special points, which includes extrema, that allow the corresponding nonuniform method to reconstruct ECGs using fewer sample points and achieve a lower reconstruction error (NRMSE) than uniform sampling.

This work, which builds on [16], proposes an extrema pulse generator which is capable of triggering an ADC (like an asynchronous successive approximation register (SAR)) at significant extrema and a timer to capture the corresponding timestamps (Figure 1b). While extrema sampling is a versatile, theoretically justified nonuniform sampling method, its practical use requires the development of more robust hardware and software than those currently available. In contrast to the limited number of previous hardware approaches [17,18] that have demonstrated low-power extrema detection circuits and signal reconstruction from extrema points, our work presents the following enhancements and technical contributions:

- 1. A comprehensive discussion justifying extrema sampling using signal-theoretic principles and two naive nonuniform sampling approaches.
- 2. A novel extrema pulse generator circuit design that is readily adaptable for scenarios with differing operating frequencies, power budgets, and signal-to-noise ratios (SNRs).
- 3. A reconstruction algorithm that is resilient to circuit nonideality and allows for a more relaxed set of assumptions about the interpolation function.
- 4. *Experimental* verification of the Pareto optimality of extrema sampling over uniform sampling for two test signals.

We construct the extrema pulse generator and experimentally demonstrate its performance using an system-on-chip (SoC) field-programmable analog array (FPAA) previously fabricated in a 350 nm complementary MOS process at Georgia Institute of Technology [19]. The rest of this work is structured as follows: Section 2 justifies the reasons for using extrema sampling as opposed to other nonuniform sampling approaches, Section 3 provides a brief overview of the SoC FPAA infrastructure, Section 4 presents an in-depth analysis of the subcircuits composing the extrema pulse generator, Section 5 explains the signal reconstruction process, Section 6 offers a comparative analysis of the system's performance against other sampling methods, and Section 7 offers concluding remarks.

2. Nonuniform Sampling Approaches

A primary reason for the high energy efficiency of the human sensory nervous system is that it is only sensitive to *novel* events [20]. Nonuniform sampling approaches typically employ similar event-driven strategies to improve energy efficiency and reduce the need for energy-intensive compression algorithms and the data transmission cost in WSNs. Most nonuniform sampling approaches [21–27] leverage extra assumptions or information about signal features (besides the spectral support range) to sample more intelligently. Each nonuniform sampling approach comes with its own set of challenges, tradeoffs, and assumptions. As a result, nonuniform sampling approaches are often highly applicationspecific, posing a barrier to the commercial availability of nonuniform ADCs. Even in academic settings (e.g., clinical studies), a priori information about the signal features of interest can be limited, so a feature-specific sampling approach may cause the undesired loss of information. It is illuminating to analyze contemporary nonuniform sampling approaches before discussing extrema sampling.

Application-specific event-detectors usually wake up a microcontroller to sample an ADC when an interesting event is detected (such as acoustic spectra from a vehicle [27]). This approach performs well when interesting events are rare, since high-power components can be kept in sleep states for prolonged periods while an always-on, low-power classifier monitors for interesting events. Yet, as interesting events become more frequent, the benefits gleaned by application-specific event-detectors become less pronounced [27] and are eventually overcome by the additional hardware overhead. Low-power event classifiers are often heavily limited in scope and require meticulous retraining for a different event class.

Level-crossing ADCs [22], which generalize the principle of event detection, sample the input signal when it changes by some multiple of a least sensitive bit. Level-crossing ADCs map the problem of precision voltage measurement at uniform time steps to the often easier problem of precision time measurement as the input crosses (usually uniformly spaced) reference voltages. Level-crossing ADCs are expected to scale well since timedigital converter precision and energy efficiency improve with decreasing technology node [28]. Although there have been efforts to mitigate this [25,26], level-crossing ADCs tend to oversample many classes of signals, especially if good voltage resolution is required.

If it is known a priori that the signal to be sampled has a sparse representation in some transform domain, then the signal can be acquired by random sampling approaches widely known as compressive sampling. Compressive sampling has been immensely successful in the recovery of many natural signals far below their Nyquist rate. Yet, a major demerit of compressive sampling lies in signal recovery, where a convex optimization problem (typically L^1 norm minimization) must be solved [23,24]. The best case overhead for L^1 minimization [29] tends to be higher than that of Lagrange [30,31] or cubic [32] interpolation. Furthermore, the convergence time of the recovery algorithm in compressive sensing, which is uncertain (as opposed to interpolation-based approaches), can be problematic for real-time or closed-loop applications.

To summarize, the events identified by a nonuniform sampling methodology range in complexity from simple input value changes, as in level-crossing ADCs, to complex, signal-specific features identified by techniques like spectral template matching [27], as in application-specific event detectors. While the former method offers higher sensitivity with a lower component count (albeit with lower specificity), the latter approach provides higher specificity, but with lower sensitivity and an increased number of components. In contrast, our proposed approach, extrema sampling, is a broadly applicable solution that reduces energy usage with both a low component count and low reconstruction error.

Indeed, extrema sampling, in contrast to the previously mentioned methods, relaxes signal-specific assumptions, offering a framework applicable to a wide array of scenarios. Sampling at twice the mean frequency of the input signal, extrema sampling often samples considerably below the global Nyquist rate for non-stationary signals (even after accounting for the two-fold penalty associated with also acquiring sample timestamps). Moreover, extrema sampling does not necessitate costly signal reconstruction algorithms and is grounded [21] in theory since

- 1. Signal quantities of interest are often simply the time between extrema and the extrema values; interpolation may not be required in such use cases [33].
- 2. Since extrema are the zero crossings of the derivative of the signal, extrema essentially carry double the information of uniformly sampled points.
- 3. Extrema appear in excess of half the Nyquist rate in band-limited signals. It then follows from the second rationale that there is enough information to reconstruct band-limited signals perfectly from its extrema samples via variants of Lagrange interpolation [21].

In addition to the established reasons described above, in this work, we also show that extrema sampling arises naturally from the solution of a few types of optimization problems. The first problem we propose is the selection of time-domain points so as to minimize the polynomial reconstruction error subject to a constraint on the mean sampling rate (Fs_{tar}). We formulate this first problem as the following constrained nonlinear integer programming problem, which we solve using a genetic algorithm:

$$\underset{\mathbf{\Phi}}{\operatorname{arg\,min}} \operatorname{NRMSE} s.t. \begin{cases} \frac{k}{n} \leq Fs_{tar} \\ \forall \Phi_i \in \{0,1\} \end{cases}, \text{ where} \begin{cases} k = \sum_i \Phi_i \\ \operatorname{NRMSE} := \frac{\|\mathcal{F}(\mathbf{X}, \mathbf{\Phi}) - \mathbf{X}\|_2}{\|\mathbf{X} - \langle \mathbf{X} \rangle\|_2} \end{cases}.$$
(1)

Normalized root-mean-square error (NRMSE) is an estimate of the error between the original ECG data vector (**X**) and the reconstructed data vector (\mathcal{F}), guided by a vector (Φ) of length *n* containing binary elements which decide which of the *n* elements of **X** to sample. It can be shown that the definition of NRMSE in this work, which was proposed previously in [15], is equivalent to the root-mean-square reconstruction error normalized by the standard deviation of the truth (original ECG data). While solving Equation (1), we ensure **X** is highly oversampled so as to approximate a continuous-time signal, and we reconstruct \mathcal{F} using a piecewise cubic Hermite interpolating polynomial (PCHIP) function.

The Pareto fronts (please see [34] for a detailed discussion on Pareto fronts and optimality) obtained for uniform and nonuniform ECG sampling (as determined by solving Equation (1)) are shown in Figure 2b. As shown in Figure 2b, our naive nonuniform sampling approach has a tendency to prioritize significant signal extrema, which allows the nonuniform method to reconstruct ECGs using a fewer number of sample points and with a lower reconstruction error (NRMSE) than the uniform sampling approach (i.e., achieving a Pareto optimal tradeoff between NRMSE and the effective sampling rate Fs_{eff} relative to uniform sampling). The optimality advantage of nonuniform sampling remains even if the extra overhead needed to acquire timestamps in the nonuniform case is considered.

Our second proposed problem is the selection of time-domain points so as to minimize a model-selective, information-theoretic criterion subject to a constraint on the mean sampling rate (Fs_{tar}). We formulate this second problem as the following constrained nonlinear integer programming problem, which is also solved using a genetic algorithm:

$$\underset{\Phi}{\operatorname{arg\,min}} \operatorname{AICc} s.t. \begin{cases} k/n \le Fs_{tar} \\ \forall \Phi_i \in \{0,1\} \end{cases}$$
(2)

The number and selection of sample points on the time-domain waveform corresponds to the selection of the PCHIP model order and a choice of parameters. AICc denotes the Akaike Information Criterion corrected for small sample sizes, which is a widely used information-theoretic model selection criterion [35,36] that rewards models with lower mean-squared error while appropriately penalizing models with a larger number of model parameters (*k*) and adding a correction term for small sample sizes. In our mathematical formalism, AICc can be written as follows [36]:

AICc :=
$$n \ln \left(\frac{1}{n} \| \mathcal{F}(\mathbf{X}, \mathbf{\Phi}) - \mathbf{X} \|_2^2 \right) + \frac{2kn}{n-k-1}.$$
 (3)

The optimization results of Equation (2) are shown in Figure 2c. We see similar results in Figure 2b, where the AICc minimization demonstrates that an intelligent choice of time-domain sample points leads to a precise, yet more parsimonious, representation of a signal than a uniformly sampled set of points. Additionally, like in Figure 2b, the optimal sample points also predominantly include extrema.

The efficacy of signal reconstruction from extrema samples is contingent on a proper selection of reconstruction basis. The discussion in the preceding paragraph suggests that, for certain smooth signals like ECGs, PCHIPs are a good choice of basis function because PCHIPs enforce continuity and smoothness conditions. However, for signals with abrupt changes or corners, such as a sawtooth wave, a different basis function (e.g., a linear interpolation method) could be more effective, offering accurate reconstructions without the need for complex algorithms. It should be noted that signals that are contaminated with high-frequency noise beyond signal frequencies should be prefiltered before extrema sampling to mitigate false positives. False positives do not constitute data loss and thus would not degrade reconstruction quality given an a posteriori assessment of which data points correspond to false positives (e.g., using a method we show in Section 5). However, the occurrence of false positives would diminish the data savings gained through extrema sampling, thereby increasing the mean effective sampling rate to a value that is closer to the Nyquist rate.

3. SoC FPAA Infrastructure

To construct our circuits, we use an SoC field-programmable analog array FPAA developed at Georgia Institute of Technology. The SoC FPAA is a highly versatile generalpurpose analog computing platform in a 350 nm process [19]. The FPAA uses software tools that are openly available at hasler.ece.gatech.edu/FPAAtool/ and has 98 fully reconfigurable computational analog blocks (CABS) that are interconnected with a programmable, nonvolatile routing fabric comprising floating-gate (FG) transistors (Figure 3).

Each CAB contains a wide assortment of analog computational elements: operational transconductance amplifiers (OTAs), floating-gate OTAs (FGOTAs), discrete transistors, capacitors, current mirrors, and T-gates, which can be interconnected to synthesize larger circuits. Synthesized circuits can be either contained within a CAB or span multiple CABs.

The routing fabric of the FPAA is used to make flexible nonvolatile connections or to generate nonvolatile subcircuit current biases with 13-bit precision [37] using roughly half-a-million FG transistors. An FG transistor is a MOSFET with only capacitors tied to the gate. In this way, the gate of a FG is floating, with no DC connection to any other node, which allows charge to be trapped on the gate. One of these gate capacitors (typically a MOS capacitor) is used to remove electrons from the FG through Fowler– Nordheim tunneling across its insulator. The other capacitors, which typically have a higher coupling factor to the FG than the MOS capacitor, are control gates. The control gates are particularly useful during hot electron injection, a process by which electrons can be injected into the FG through the gate oxide of the FG transistor. FG transistors allow circuit designers a great level of control over transistor IV curves and can be used to mitigate manufacturing mismatch.



Figure 3. Block diagram and programming flow of the 350 nm SoC FPAA, which contains 98 fully reconfigurable CABs interconnected with FG routing fabric and programmed via open-source tools.

4. Extrema Pulse Generator

Comprising two subcircuits, the extrema detector and the edge detector, our proposed low-power extrema pulse generator is shown in Figure 4. The objective of the extrema detector is to change its output state at the input extrema. The edge detector then produces an active-low pulse given a state change on the extrema detector output. The hysteretic differentiator (HD) is pivotal to the overall extrema detector circuit; thus, it is imperative to first elucidate the HD operation.



Figure 4. Diagram of the extrema pulse generator. The capacitors drawn with gray lines are induced via routing parasitics.

4.1. Hysteretic Differentiator

In order to detect extrema, one must perform edge detection using some sort of differentiation operation. However, the noise immunity of linear differentiators is poor [20]. In a fundamental sense, differentiators are circuits whose outputs are insensitive to the

absolute voltage level of the signal while remaining sensitive to the local signal derivative. The functionality of our extrema detector is contingent on the HD (Figure 5a), a nonlinear differentiator circuit [20] which is tolerant to noise.



Figure 5. HD (**a**) schematic diagram and (**b**) experimental measurements of V_{lpf} and $V_{hd,2}$ in response to 500 Hz sinusoidal inputs with different signal amplitudes (increasing left to right).

In essence, the structure of the HD is analogous to a voltage follower comprising a nonlinear buffer stage that is driven by OTA G_{HD} , which is biased via an FG pFET. The output of the HD (V_{hd}) corresponds to the output of G_{HD} . For a small HD input (V_c), the output swing of the buffer stage is also small, and the buffer can be approximated as a linear system; thus, V_{hd} tracks V_c closely given a small V_c . In contrast, V_{hd} is sensitive to sgn($\partial V_c / \partial t$) when V_c is large, transitioning sharply at signal extrema since the dominant FET swaps; given the unconventional positioning of the transistors (pFET drain at ground and nFET drain at Vdd), the swap of the dominant FET requires a large change in the common gate control voltage to source or sink an appreciable amount of current. Note that the pFET is dominant for decreasing V_c , and the nFET is dominant for increasing V_c .

4.2. Extrema Detector Circuit

While the HD can generate sharp transitions upon observing extrema, the output transients of an HD are slow if a large neighborhood surrounding the extrema is flat, and the swing of an HD is not rail-to-rail. Therefore, a single HD cannot fulfil the key objective of the extrema detector: to produce a digital output (V_{comp}) that flips its state when it observes a significant V_{in} extrema. Therefore, to produce the extrema detector, we cascade two HDs (labeled HD1 and HD2 in Figure 4). This approach allows HD1 to sharpen V_{in} extrema so that HD2 can have faster transients. Therefore, since the input of HD2 is already sharp, HD1 dominates latency; thus, the use of two HDs does not appreciably increase the overall system power draw. We then compare the output of HD2 to the output of HD1 to generate the digital classification V_{comp} .

Directly cascading HDs leads to nonidealities, as each HD contributes output noise, has an input feedthrough component, and overall gain. In order to address these nonidealities, we introduce other subcircuits into the system: the noise filter, scaler, integrator, and Schmitt trigger. It is undesirable to pass the output noise of HD1 lying far beyond input signal frequencies into HD2, since this high-frequency noise would be amplified. To this end, we use a low-pass OTA-capacitor noise filter to mitigate high-frequency noise from HD1.

The input offset and input swing of HD2 can be transformed via the voltage bias $(V_{TRIM,1})$ and resistors $(R_H \text{ and } R_L)$ present in the scaler circuit, respectively. $V_{TRIM,1}$, R_H , and R_L are intelligently chosen to satisfy two criteria:

- 1. For typical V_{in} swings, the input voltage swing of HD2 does not saturate $V_{hd,2}$ near the supply rails.
- 2. The HD1 output offset is larger than the HD2 output offset by the HD2 output noise swing. This condition mitigates spurious comparisons.

To better illustrate the circuit operation, we show the response of the cascaded HDs to sinusoids of successively larger amplitudes in Figure 5b.

We cascade an integrator with a Schmitt trigger to produce a noise-immune comparator. We tune the time constant of the integrator so the switching period of the comparator is well below the period of V_{in} but higher than the period of undesired noise components. As shown in Figure 6a, our Schmitt trigger is composed of two current-starved inverters arranged in a topology inspired by [38]. The second current-starved inverter in the cascade uses an FG pFET bias to limit the short-circuit current. In the first starved inverter, the bias is directly set by the input pFET, which itself is an FG transistor. In fact, the FG pFET in the first inverter has two control gates, where the first control gate (C_{IN}) corresponds to the Schmitt trigger input (V_{int}), and the second control gate (C_{FB}) is tied to the Schmitt trigger output (V_{comp}) so as to create a positive feedback loop.



Figure 6. Schmitt trigger (**a**) schematic diagram and (**b**) hysteresis curve measured from an SoC FPAA implementation. (**c**) Measured output of the extrema detector given sinusoidal inputs of increasing frequencies (increasing left to right). The capacitors with gray lines are induced via routing parasitics.

The hysteresis curve of the Schmitt trigger is mostly shaped by the parameters of the two-input FG pFET in the first inverter. Mainly, the ratio of C_{FB} to the total capacitance on the FG node (C_T) controls the spacing between the low–high ($V_{T,H}$) and high–low ($V_{T,L}$) transitions, while the charge trapped on the FG (Q_{FG}) sets the low–high output transition level ($V_{T,H}$). We can derive compact (approximate) expressions for $V_{T,H}$ and $V_{T,L}$ by solving for the transition voltage of the first inverter in the cascade (i.e., the DC point where the output of the first inverter $V_p = V_{int}$) using the square-law models for MOSFETs operating in above-threshold saturation [38]:

$$V_{T,H} \approx \frac{C_T \cdot \text{VDD}}{C_T + C_{IN}} - \frac{Q_{FG}}{C_T + C_{IN}}; \text{ where, } C_T \approx C_{IN} + C_{FB} \text{ and}$$
(4)

$$V_{T,H} - V_{T,L} \approx (C_{FB} \cdot \text{VDD}) / (C_T + C_{IN}).$$
(5)

In our derivation of Equation (5), we have assumed $\mu_p(W/L)_p \approx \mu_n(W/L)_n$, which was ensured during the design of the SoC FPAA, and that C_{IN} and C_{FB} are large compared to any other miscellaneous capacitances on the floating gate node. We tune the Schmitt trigger to symmetrize the hysteresis curve around the the mean value of V_{int} , resulting in the response shown in Figure 6b. After biasing, we observe that the extrema detector response has some latency, which can be characterized by using sinusoidal test inputs with increasing frequencies, as shown in Figure 6c. We find that the latency has a component that is invariant to the input and a component that scales proportionately to the input signal period.

4.3. Edge Detector Circuit

Our edge detector circuit, shown in Figure 7a, generates a negative pulse when its input V_{comp} has a falling or rising edge, as shown in Figure 7b. An OTA integrator and a current-starved inverter are used within the edge detector to produce a delayed and

inverted copy of the input (V_d). V_d is then compared to V_{comp} using an 'XOR' operation to generate the edge detector output V_{event} .

We induce integration capacitance $C_{P,3}$ using routing parasitics. The clock pulse width is tuned using the integrator bias G_{TIM} . We then trim any mismatch between the OTA slew rates on the negative and positive edges by setting the common mode voltage of the OTA in the integrator using its reference V_{TRIM} . Our tuning approach results in a symmetric clock pulse width (20 µs here) on maxima and minima.



Figure 7. Edge detector (a) schematic diagram and (b) experimental wavefronts.

5. Reconstruction Algorithm

In the context of this work, extrema sampling corresponds to the sampling of V_{in} and the recording of the corresponding timestamps on each falling edge of V_{event} using an 8-bit oscilloscope. The reconstruction of the input signal from extrema samples is performed through two successive processes: (1) sample extrapolation and (2) polynomial interpolation. Algorithm 1 and Figure 8 show the details of the extrapolation algorithm, which first infers if a sample corresponds to a local extremum from the values of the surrounding points. At each identified extrema, the extrapolation algorithm compensates sample timestamps by estimating the extrema pulse generator latency. Latency is estimated via a linear model since, as mentioned previously, the latency has an input-invariant component and a component that grows proportionately to the period of the input signal. The latency model depends on process–voltage–temperature (PVT) conditions and is estimated through sinusoidal input test signals. During sample extrapolation, the input period is estimated from a local sinusoidal assumption. To summarize, given an extremum, the following sequence of events occurs:

- 1. Timestamps of the two neighboring points to the sample are leveraged for the estimation of the local period of the signal.
- 2. A linear model is used to estimate the delay from the true extrema location to the clock pulse produced by the extrema pulse generator.
- 3. Extrema voltage values are estimated from the sampled voltage using a parabolic approximation of the waveform and the delay estimate; the form of the parabolic approximation is found by computing a Taylor series expansion of the local sinusoid.

We reconstruct the input from the extrapolated sample points using polynomial interpolation. While theoretically ideal [21,30], Lagrange interpolation variants can be unreliable if nonidealities, such as a slight misalignment of the extrapolated extrema points with the true extrema locations or a few false negatives/positives from the extrema pulse generator are present. This intolerance of Lagrange interpolation to nonidealities makes polynomial interpolation approaches often more preferable in practice. Previous studies used a family of Bézier curves with concavity restrictions [17,18]; however, the concavity assumptions implicate that this family of functions would perform poorly with certain signals (e.g., triangle/sawtooth waves). We use PCHIPs [32] in this work because PCHIPs make much more general assumptions about the characteristics of the input signal and are much more well-behaved given nonidealities in timing or false positives/negatives. PCHIPs also have minimal overshoot.





Figure 8. Annotated diagram depicting the sample extrapolation method detailed in Algorithm 1 and relevant indexed quantities.

6. Results and Discussion

As shown in Figure 4, with the exception of the scaler circuit, we construct all other extrema pulse generator circuits on the 350 nm SoC FPAA. During characterization, we supply dynamic voltages from a function generator (Digilent Analog Discovery 2), supply static voltages from a power supply (Agilent E3620A), and acquire extrema samples from an 8-bit oscilloscope (Tektronix TDS5034B) on the falling edge of V_{event} . An annotated photograph of our experimental test setup is shown in Figure 9. We optimize and demonstrate our circuit first for a quadratic chirp and then for an ECG signal. The majority of the power draw of the extrema pulse generator stems from use of OTA circuits. The OTA-capacitor interactions on each OTA output node determine the bandwidth of the overall extrema pulse generator. Since the OTAs are biased in subthreshold saturation, the transconductance of each OTA scales proportionally to its bias current. Consequently, the overall power scales proportionally to the input bandwidth. In this work, the power-bandwidth scaling factor is

 $100\,nW/Hz,$ which translates to a $12.3\,\mu W$ draw for the quadratic chirp and a $4.3\,\mu W$ draw for the ECG.

From the reconstructed waveforms in Figure 10a,b, we visually observe that the ECG and the quadratic chirp can be reconstructed quite well. Numerically, the NRMSE corresponding to the reconstructions shown in Figure 10a,b are 0.044 (quadratic chirp) and 0.261 (ECG). These NRMSEs are substantially less than the NRMSEs observed if these same signals are uniformly sampled at the same mean rate. Typically, uniform sampling would need to sample a couple of times faster than our proposed nonuniform sampling approach in order to achieve a similar reconstruction error. In a quadratic chirp, the average signal frequency (F_{avg}) is less than a quarter of the global Nyquist rate of the signal. We therefore experimentally find that extrema sampling, which samples at a rate of roughly $2F_{avg}$, results in an effective sampling rate of roughly $F_{Nyquist}$ /2.5; even after accounting for the sampling of timestamps, extrema sampling reduces the amount of data recorded during the acquisition of a quadratic chirp while achieving an 18-fold lower reconstruction error than uniform sampling. If uniform sampling is used, the ECG signal must be sampled three times faster on average in order to obtain the NRMSE as the extrema sampling approach. Furthermore, the NRMSE in uniform sampling is four-fold higher given the same $F_{s_{eff}}$ as the extrema sampling approach. In both ECG and quadratic chirp sampling, extrema sampling remains a Pareto improvement over uniform sampling, which means that it is an improvement in both NRMSE and Fseff compared to the Pareto front of the uniform sampling approach (even after accounting for any additional overhead associated with timestamp acquisition). Nevertheless, implementation nonidealities (mostly false positives), mean that solutions lying on the ideal Pareto front in Figure 2c cannot be attained with our extrema pulse generator.



Figure 9. Experimental setup for individually characterizing extrema pulse generator circuits and demonstrating extrema sampling with the full system.



Figure 10. Experimental results of extrema pulse generator sampling and reconstruction for (**a**) a quadratic chip and (**b**) an ECG. The ECG is filtered with a 60 Hz notch before input into the extrema pulse generator. A comparison between uniform sampling and extrema sampling performance for (**c**) the quadratic chirp and (**d**) the ECG. The inner points corresponding to the uniform samples form a Pareto front for the uniform approach; extrema sampling is a Pareto improvement.

We compare the performance of previous nonuniform sampling methodologies; specifically, audio-range FPAA or application-specific integrated circuit (ASIC) approaches in similar technology nodes are compared with our extrema pulse generator in Table 1. Notably, reference [39] is a recent demonstration of extrema sampling for a task other than data rate reduction [39];the authors use maxima sampling for envelope signal estimation in a resource-constrained voltage-controlled oscillator (VCO) with automatic gain control. We find that the proposed extrema pulse generator is more energy-efficient than other nonuniform sampling methodologies on FPAAs [17,18,27], drawing less power for the same input bandwidth. A better performance can be attained on ASICs [25] since routing parasitics can be made lower than an FPAA implementation.

As demonstrated, PCHIP reconstruction works well; however, our PCHIPs do not leverage information pertaining to the classification of the sample points (maximum, minimum, or false positive) explicitly. In subsequent discussions, the performance can be improved further by extracting information from sample point classification. The extrema pulse generator also has a tradeoff between noise immunity and output delay, which should be decoupled in future architectural designs. Nevertheless, the great potential of extrema sampling for data reduction in ADCs is clearly demonstrated by the results of this work.

	Proposed	[17,18]	[27]	[39]	[25]	[40]
Application	Extrema Det.	Extrema Det.	Acoustic Vehicle Det.	Max-Sampling Stabilized VCO	Level-Cross. ADC	Asynch. Δ-Mod.
Platform	FPAA	FPAA	FPAA	FPAA	ASIC	ASIC
Process (nm)	350	350	350	350	130	180
Bandwidth (Hz)	60, 1000	60	1000	30-40,000	4000	250
Power (µW)	4.3, 12.3	4.95	43	46–50	6.5	109

Table 1. Comparison of nonuniform sampling approaches.

7. Conclusions

This work presented theoretical and experimental evidence in support of extrema sampling as a conversion paradigm in ADCs. Our hardware implementation featured a noise-robust extrema pulse generator to nonuniformly trigger an ADC at the extrema of the input signal. In a commercial implementation, the conversion clock for the ADC can be toggled between the extrema pulse generator and a uniform clock source. We also presented an algorithm for reconstructing the input signal from extrema samples. Using our approaches, we show the system performance for two test signals: a quadratic chirp and an ECG. Compared to uniform sampling, our approach achieves a Pareto-optimal tradeoff between the reconstruction error and ADC power consumption for both the quadratic chirp and the ECG. Our results suggest extrema sampling is a strong candidate for the nonuniform acquisition of a wide class of non-stationary signals.

Author Contributions: Both S.B. and J.O.H. contributed to the circuit design and writing. S.B. was also responsible for the derivations and experimental measurements. All authors have read and agreed to the published version of the manuscript.

Funding: This material is based on work partially supported by the National Science Foundation Graduate Research Fellowship under Grant No. DGE-2039655.

Data Availability Statement: Data are contained within the article.

Acknowledgments: The authors thank Pranav O. Mathews for their helpful discussions.

Conflicts of Interest: The authors declare no conflicts of interest. The funders had no role in the design of the study; in the collection, analyses, or interpretation of data; in the writing of the manuscript; or in the decision to publish the results.

Abbreviations

The following abbreviations are used in this manuscript:

- ADC Analog–Digital Converter
- AICc Akaike Information Criterion corrected (for small sample sizes)
- ASIC Application-Specific Integrated Circuit
- BLE Bluetooth Low Energy
- CAB Computational Analog Block
- ECG Electrocardiogram
- FET Field-Effect Transistor
- FG Floating-Gate
- FGOTA Floating-Gate Operational Transconductance Amplifier
- FPAA Field-Programmable Analog Array
- FSK Frequency-Shift Keying
- HD Hysteretic Differentiator
- IoT Internet of Things
- LNA Low-Noise Amplifier
- MOS Metal-Oxide-Semiconductor
- MOSFET Metal-Oxide-Semiconductor Field-Effect Transistor
- NRMSE Normalized Normalized Root-Mean-Square Error

- ODE Ordinary Differential Equation
- OTA Operational Transconductance Amplifier
- PCHIP Piecewise Cubic Hermite Interpolating Polynomial
- PVT Process–Voltage–Temperature
- SAR Successive Approximation Register
- SNR Signal-Noise Ratio
- SoC System-on-Chip
- VCO Voltage-Controlled Oscillator
- WSN Wireless Sensor Node

References

- 1. Wireless Sensor Network Global Market Report 2022; Technical Report 5653671; The Business Research Company: London, UK, 2022.
- Van Assche, J.; Gielen, G. Power Efficiency Comparison of Event-Driven and Fixed-Rate Signal Conversion and Compression for Biomedical Applications. *IEEE Trans. Biomed. Circuits Syst.* 2020, 14, 746–756. [CrossRef] [PubMed]
- 3. Nichols, C.J.; Özmen, G.C.; Richardson, K.; Inan, O.T.; Ewart, D. Classifying Pre-Radiographic Osteoarthritis of the Knee Using Wearable Acoustics Sensing at the Point of Care. *IEEE Sens. J.* **2023**, *23*, 29619–29629. [CrossRef]
- Maji, S.; Banerjee, U.; Fuller, S.H.; Abdelhamid, M.R.; Nadeau, P.M.; Yazicigil, R.T.; Chandrakasan, A.P. A Low-Power Dual-Factor Authentication Unit for Secure Implantable Devices. In Proceedings of the 2020 IEEE Custom Integrated Circuits Conference (CICC), Boston, MA, USA, 22–25 March 2020; pp. 1–4. [CrossRef]
- 5. Wójcikowski, M.; Pankiewicz, B. Photoplethysmographic Time-Domain Heart Rate Measurement Algorithm for Resource-Constrained Wearable Devices and its Implementation. *Sensors* **2020**, *20*, 1783. [CrossRef]
- Harrison, R.R.; Watkins, P.T.; Kier, R.J.; Lovejoy, R.O.; Black, D.J.; Greger, B.; Solzbacher, F. A Low-Power Integrated Circuit for a Wireless 100-Electrode Neural Recording System. *IEEE J. Solid-State Circuits* 2007, 42, 123–133. [CrossRef]
- Thomas, S.J.; Harrison, R.R.; Leonardo, A.; Reynolds, M.S. A Battery-Free Multichannel Digital Neural/EMG Telemetry System for Flying Insects. *IEEE Trans. Biomed. Circuits Syst.* 2012, 6, 424–436. [CrossRef]
- Ashry, A.; Aboushady, H. A 4th Order 3.6 GS/s RF ΔΣ ADC With a FoM of 1 pJ/bit. *IEEE Trans. Circuits Syst. I Regul. Pap.* 2013, 60, 2606–2617. [CrossRef]
- 9. Bulic, P.; Kojek, G.; Biasizzo, A. Data Transmission Efficiency in Bluetooth Low Energy Versions. Sensors 2019, 19, 3746. [CrossRef]
- 10. Shwedyk, E.; Balasubramanian, R.; Scott, R.N. A Nonstationary Model for the Electromyogram. *IEEE Trans. Biomed. Eng.* **1977**, *BME-24*, 417–424. [CrossRef] [PubMed]
- 11. Meynard, A.; Torresani, B. Spectral Analysis for Nonstationary Audio. *IEEE/ACM Trans. Audio Speech Lang. Process.* 2018, 26, 2371–2380. [CrossRef]
- 12. Colominas, M.A.; Wu, H.T. Decomposing Non-Stationary Signals With Time-Varying Wave-Shape Functions. *IEEE Trans. Signal Process.* **2021**, *69*, 5094–5104. [CrossRef]
- Gerosa, A.; Maniero, A.; Neviani, A. A fully integrated two-channel A/D interface for the acquisition of cardiac signals in implantable pacemakers. *IEEE J. Solid-State Circuits* 2004, *39*, 1083–1093. [CrossRef]
- 14. Madhavan, M.; Mulpuru, S.K.; McLeod, C.J.; Cha, Y.M.; Friedman, P.A. Advances and Future Directions in Cardiac Pacemakers: Part 2 of a 2-Part Series. *J. Am. Coll. Cardiol.* **2017**, *69*, 211–235. [CrossRef] [PubMed]
- 15. Bhattacharyya, S.; Ayyappan, P.R.; Hasler, J.O. Towards Scalable Digital Modeling of Networks of Biorealistic Silicon Neurons. *IEEE J. Emerg. Sel. Top. Circuits Syst.* 2023, 13, 927–939. [CrossRef]
- Bhattacharyya, S.; Hasler, J.O. Extrema-Triggered Analog-Digital Conversion for Low-Power Wireless Sensor Nodes. In Proceedings of the 2023 IEEE 66th International Midwest Symposium on Circuits and Systems (MWSCAS), Tempe, AZ, USA, 6–9 August 2023; pp. 486–490. [CrossRef]
- 17. Kelly, B.M.; Graham, D.W. An asynchronous ADC with reconfigurable analog pre-processing. In Proceedings of the IEEE International Symposium on Circuits and Systems, Montreal, QC, Canada, 22–25 May 2016; pp. 1062–1065. [CrossRef]
- 18. Kelly, B.M.; DiLello, A.T.; Graham, D.W. Reconfigurable Analog Preprocessing for Efficient Asynchronous Analog-to-Digital Conversion. *J. Low Power Electron. Appl.* **2019**, *9*, 25. [CrossRef]
- 19. George, S.; Kim, S.; Shah, S.; Hasler, J.; Collins, M.; Adil, F.; Wunderlich, R.; Nease, S.; Ramakrishnan, S. A Programmable and Configurable Mixed-Mode FPAA SoC. *IEEE Trans. Large Scale Integr. Syst.* **2016**, *24*, 2253–2261. [CrossRef]
- 20. Mead, C. Analog VLSI and Neural Systems; Addison-Wesley VLSI Systems Series; Addison-Wesley: Reading, MA, USA, 1989.
- 21. Marvasti, F. (Ed.) *Nonuniform Sampling Theory and Practice*, 1st ed.; Information Technology: Transmission, Processing and Storage; Springer: New York, NY, USA, 2001.
- Schell, B.; Tsividis, Y. A Continuous-Time ADC/DSP/DAC System with No Clock and with Activity-Dependent Power Dissipation. *IEEE J. Solid-State Circuits* 2008, 43, 2472–2481. [CrossRef]
- 23. Candes, E.; Wakin, M. An Introduction To Compressive Sampling. IEEE Signal Process. Mag. 2008, 25, 21–30. [CrossRef]
- 24. Candes, E.; Romberg, J.; Tao, T. Robust uncertainty principles: Exact signal reconstruction from highly incomplete frequency information. *IEEE Trans. Inf. Theory* **2006**, *52*, 489–509. [CrossRef]
- 25. Weltin-Wu, C.; Tsividis, Y. An Event-driven Clockless Level-Crossing ADC With Signal-Dependent Adaptive Resolution. *IEEE J. Solid-State Circuits* **2013**, *48*, 2180–2190. [CrossRef]

- 26. Kurchuk, M.; Tsividis, Y. Signal-Dependent Variable-Resolution Clockless A/D Conversion with Application to Continuous-Time Digital Signal Processing. *IEEE Trans. Circuits Syst. I Regul. Pap.* **2010**, *57*, 982–991. [CrossRef]
- 27. Bhattacharyya, S.; Andryzcik, S.; Graham, D.W. An Acoustic Vehicle Detector and Classifier Using a Reconfigurable Analog/Mixed-Signal Platform. J. Low Power Electron. Appl. 2020, 10, 6. [CrossRef]
- 28. Henzler, S. *Time-to-Digital Converters*, 1st ed.; Springer Series in Advanced Microelectronics; Springer: Dordrecht, The Netherlands, 2010; Volume 29.
- 29. Ge, D.; Jiang, X.; Ye, Y. A note on the complexity of Lp minimization. Math. Program. 2011, 129, 285–299. [CrossRef]
- 30. Berrut, J.P.; Trefethen, L.N. Barycentric Lagrange Interpolation. SIAM Rev. 2004, 46, 501–517. [CrossRef]
- 31. Stoss, H. The complexity of evaluating interpolation polynomials. Theor. Comput. Sci. 1985, 41, 319–323. [CrossRef]
- 32. Fritsch, F.N.; Carlson, R.E. Monotone Piecewise Cubic Interpolation. SIAM J. Numer. Anal. 1980, 17, 238–246. [CrossRef]
- 33. Zamani, M.; Demosthenous, A. Feature Extraction Using Extrema Sampling of Discrete Derivatives for Spike Sorting in Implantable Upper-Limb Neural Prostheses. *IEEE Trans. Neural Syst. Rehabil. Eng.* **2014**, 22, 716–726. [CrossRef] [PubMed]
- 34. Keller, A.A. Chapter 1—Elements of Mathematical Optimization. In *Mathematical Optimization Terminology;* Keller, A.A., Ed.; Academic Press: Cambridge, MA, USA, 2018; pp. 1–12. [CrossRef]
- 35. Akaike, H. A new look at the statistical model identification. IEEE Trans. Autom. Control. 1974, 19, 716–723. [CrossRef]
- 36. Burnham, K.P. Model Selection and Multimodel Inference: A Practical Information-Theoretic Approach, 2nd ed.; Springer: New York, NY, USA, 2002.
- 37. Kim, S.; Hasler, J.; George, S. Integrated Floating-Gate Programming Environment for System-Level ICs. *IEEE Trans. Large Scale Integr. (VLSI) Syst.* 2016, 24, 2244–2252. [CrossRef]
- Hang, G.; Liao, Y.; Yang, Y.; Zhang, D.; Hu, X. Neuron-MOS Based Schmitt Trigger with Controllable Hysteresis. In Proceedings of the International Conference on Computational Intelligence and Security, Guangzhou, China, 17–18 November 2012; pp. 200–203. [CrossRef]
- 39. Bhattacharyya, S.; Graham, D.W. Amplitude-Regulated Quadrature Sine-VCO Employing an OTA-C Topology. *IEEE Trans. Circuits Syst. II Express Briefs* 2023, 70, 1886–1890. [CrossRef]
- 40. Sharifshazileh, M.; Indiveri, G. An Adaptive Event-based Data Converter for Always-on Biomedical Applications at the Edge. In Proceedings of the IEEE International Symposium on Circuits and Systems, Monterey, CA, USA, 21–25 May 2023.

Disclaimer/Publisher's Note: The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of MDPI and/or the editor(s). MDPI and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content.