



Article

Design and Optimization of Germanium-Based Gate-Metal-Core Vertical Nanowire Tunnel FET

Won Douk Jang ¹, Young Jun Yoon ², Min Su Cho ¹, Jun Hyeok Jung ¹, Sang Ho Lee ¹, Jaewon Jang ¹ , Jin-Hyuk Bae ¹ and In Man Kang ^{1,*}

¹ School of Electronics Engineering, Kyungpook National University, Daegu 41566, Korea; wkdejr16@naver.com (W.D.J.); chominsu15@naver.com (M.S.C.); jjhyeok10@naver.com (J.H.J.); jim782jim@naver.com (S.H.L.); j1jang@knu.ac.kr (J.J.); jhbae@ee.knu.ac.kr (J.-H.B.)

² Center for BioMicroSystems, Brain Science Institute, Korea Institute of Science and Technology (KIST), Seoul 02792, Korea; da1004rk@naver.com

* Correspondence: imkang@ee.knu.ac.kr; Tel.: +82-53-950-5513

Received: 14 October 2019; Accepted: 30 October 2019; Published: 31 October 2019



Abstract: In this paper, a germanium-based gate-metal-core vertical nanowire tunnel field effect transistor (VNWTFET) has been designed and optimized using the technology computer-aided design (TCAD) simulation. In the proposed structure, by locating the gate-metal as a core of the nanowire, a more extensive band-to-band tunneling (BTBT) area can be achieved compared with the conventional core-shell VNWTFETs. The channel thickness (T_{ch}), the gate-metal height (H_g), and the channel height (H_{ch}) were considered as the design parameters for the optimization of device performances. The designed gate-metal-core VNWTFET exhibits outstanding performance, with an on-state current (I_{on}) of 80.9 $\mu\text{A}/\mu\text{m}$, off-state current (I_{off}) of 1.09×10^{-12} A/ μm , threshold voltage (V_t) of 0.21 V, and subthreshold swing (SS) of 42.8 mV/dec. Therefore, the proposed device was demonstrated to be a promising logic device for low-power applications.

Keywords: tunnel field-effect transistor (TFET); low power; vertical nanowire; core-shell; germanium; technology computer-aided design (TCAD)

1. Introduction

The power consumption of future transistors has become one of the most important problems in the semiconductor industry. As the device dimensions, such as the minimum feature size, are scaled down, the importance of the off-state power as well as the active power becomes significant. Particularly, low standby power and low supply voltage (V_{DD}) operation are necessary in various electronics applications, such as mobile devices, wearable devices, and internet-of-things (IoT) systems [1–3]. Considering these aspects, the tunnel field-effect transistor (TFET) is one of the most promising logic devices. TFETs have advantages such as low off-state current (I_{off}), low subthreshold swing (SS), and low power consumption compared with the conventional metal-oxide-semiconductor field-effect transistors (MOSFETs). In particular, TFETs can have an SS lower than 60 mV/dec, which cannot be achieved by the conventional MOSFETs at room temperature because of their operation mechanism [4–7]. However, the conventional silicon-based TFETs exhibit several critical problems, in particular, low on-state current (I_{on}). Due to the large bandgap (E_g) of Si, the amount of electron band-to-band tunneling (BTBT) is insufficient, thus resulting in a small I_{on} [8–11]. Therefore, various studies have been conducted to improve these problems in material or structural approaches. TFETs using small E_g materials, such as Ge, at the source region exhibit an improvement in the amount of source-to-channel BTBT [12]. Furthermore, III–V heterojunction TFETs have been investigated for enhancing the electrical properties [13–15]. In addition to those experiments, many attempts have been performed in structural

approaches to overcome the drawbacks, such as line TFET, U-gate TFET, T-shaped TFET, L-shaped TFET, and vertical nanowire TFET (VNWTFET) [15–24]. However, it is still necessary to study TFETs having superior performances and a small size.

In this work, a Ge-based gate-metal-core VNWTFET has been optimally designed and analyzed using the technology computer-aided design (TCAD) simulations. By using the gate-metal-core structure, the proposed device has a wider BTBT junction and, thus, higher current drivability can be obtained at the same size as that of the conventional VNWTFETs. Direct current (DC) characteristics such as I_{on} , I_{off} , the on–off current ratio (I_{on}/I_{off}), threshold voltage (V_t), and SS are investigated to evaluate the device performance. Moreover, several device parameters were modulated to obtain the optimized design values.

2. Device Structure and Description

Figure 1 shows the cross-sectional view of the proposed Ge-based gate-metal-core VNWTFET with a gate radius (R_g) of 10 nm and a gate dielectric thickness (T_{ox}) of 2 nm. The gate dielectric material is hafnium oxide (HfO_2), which enhances the current performances because of a higher gate controllability. The lower E_g and lower electron effective mass (m_e^*) of Ge can increase the BTBT rate [12]. The work function of the gate metal is 4.27 eV. The doping concentrations of the source, channel, and drain are p -type $1 \times 10^{20} \text{ cm}^{-3}$, p -type $1 \times 10^{16} \text{ cm}^{-3}$, and n -type $5 \times 10^{18} \text{ cm}^{-3}$, respectively. I_{on} is defined as the drain current (I_{DS}) at the gate voltage (V_{GS}) = the drain voltage (V_{DS}) = 0.55 V, for low-power applications. Further, the threshold voltage (V_t) is extracted using a constant-current method [25].




Figure 1. (a) Schematic view and (b) cross-sectional view of the proposed Ge-based gate-metal-core vertical nanowire tunnel field effect transistor (VNWTFET), respectively.

Figure 2 shows the mechanism of the current flow in the proposed device. As indicated in Figure 2a, the electrons are tunneled mainly from the source to the channel regions in the lateral path and the tunneled electrons drift toward the drain region by V_{DS} . When the positive V_{GS} is applied, the energy bands in the channel region are lowered and BTBT occurs at the channel–source interfaces as shown in Figure 2b. Therefore, the channel thickness (T_{ch}) and the gate-metal height (H_g) were considered as design variables for optimization processes because T_{ch} and H_g determine the tunneling probability and current drivability. Furthermore, the proposed gate-metal-core structure has the advantage that it proposes a wider source–channel junction area ($A = 2\pi \times (R_g + T_{ox} + T_{ch}) \times H_g$) than the conventional core–shell structure ($A = 2\pi \times T_{ch} \times H_g$) in the same dimensions. Additionally,

in the case of TFETs, a short source-to-drain distance causes the leakage current at the off-state and the ambipolar behavior when the negative V_{GS} is applied. Thus, the channel height (H_{ch}) was also considered as a design parameter. The silicon dioxide (SiO_2) is placed between the source and drain regions to suppress the leakage current.




Figure 2. (a) The electron flow and (b) energy band diagrams of the proposed Ge-based gate-metal-core VNWFETs. Energy band diagrams are extracted across the A–A’ line in Figure 2a.

The device design and analysis are performed with the Sentaurus TCAD simulation. During the simulation process, various physical models were included for the higher accuracy. A nonlocal BTBT model was applied because the drive current of the proposed device is totally affected by the amount of tunneled electrons. The generation rate (R_{net}) by the nonlocal BTBT mechanism can be obtained by the follow equation:

$$R_{net} = A \left(\frac{F}{F_0} \right)^P \exp\left(-\frac{B}{F}\right) \quad (1)$$

where $F_0 = 1$ V/cm, $P = 2.5$ for the phonon-assisted tunneling process. At $T = 300$ K, the prefactor, A , and the exponential factor, B , for the phonon-assisted tunneling process can be expressed by the follow equations:

$$A = \frac{g(m_c m_v)^{3/2} (1 + 2N_{op}) D_{op}^2 (qF_0)^{5/2}}{2^{21/4} h^{5/2} m_r^{5/4} \rho \varepsilon_{op} E_g^{7/4}} \quad (2)$$

$$B = \frac{2^{7/2} \pi m_r^{1/2} E_g^{3/2}}{3q h} \quad (3)$$

where g is a degeneracy factor, h is Plank’s constant, and D_{op} , ε_{op} , and N_{op} are the deformation potential, energy, and number of optical phonons, respectively. ρ is the mass density. m_c and m_v are the effective mass in the conduction band and the valance band, respectively, with the relationship of $\frac{1}{m_r} = \frac{1}{m_v} + \frac{1}{m_c}$. According to the Equations (1)–(3), the proposed Ge-based TFET can achieve the higher R_{net} due to the low m_e^* and the low E_g . The Fermi–Dirac statistical model was applied because the electrons in thermal equilibrium with a semiconductor lattice obey Fermi–Dirac statistics. In addition, the Shockley–Read–Hall (SRH) recombination model, auger recombination model, and trap-assisted-tunneling (TAT) model were involved because the recombination/generation, which influences the leakage current in the device, is greatly affected by the SRH and TAT mechanism. Moreover, the bandgap narrowing model, doping dependent mobility model, and quantum confinement effect were considered to estimate the device performances more accurately [26].

3. Results and Discussion

Figure 3a shows the $I_{DS}-V_{GS}$ transfer characteristics of the proposed gate-metal-core VNWFETs that vary with different T_{ch} . As T_{ch} gets thinner, I_{on} increases since the effective tunneling barrier width decreases. Figure 3b depicts the energy band diagrams of the proposed devices with different T_{ch} . The electric field across the channel region also gets stronger as T_{ch} decreases, resulting in the enhancement of the gate controllability. Thus, the thinner T_{ch} , having an energy band with a sharp slope, results in an increase of the electron tunneling rate. Moreover, I_{off} also increases as T_{ch} becomes thinner. When T_{ch} is 6 nm, however, I_{off} decreases because of the increment of the resistance of the channel (R_{ch}), and then I_{off} increases again as T_{ch} further decreases. Figure 4 indicates the I_{on} and SS characteristics of the proposed devices with the different T_{ch} . As described earlier, it is shown that I_{on} increases as T_{ch} reduces. Unlike I_{on} , however, SS improved until T_{ch} becomes 5 nm, having the minimum value of 57.5 mV/dec, and thereafter increases because of the increment of I_{off} . On the other hand, the ambipolar behavior was scarcely affected by T_{ch} , since H_{ch} , which contributes to the leakage current when the negative V_{GS} being applied is constant. Since SS is as crucial as I_{on} in the performance of the logic devices, it is desirable that T_{ch} is adjusted to be 5 nm. Consequently, $I_{on} = 4.46 \times 10^{-5} \text{ A}/\mu\text{m}$, $I_{off} = 1.35 \times 10^{-11} \text{ A}/\mu\text{m}$, $V_t = 0.24 \text{ V}$, $I_{on}/I_{off} = 3.3 \times 10^6$, and $SS = 57.5 \text{ mV/dec}$ are obtained at $T_{ch} = 5 \text{ nm}$.




Figure 3. (a) $I_{DS}-V_{GS}$ (drain current–gate voltage) transfer characteristics and (b) energy band diagrams of the proposed devices with different channel thicknesses (T_{ch}). The energy band diagrams are extracted across the A–A’ line in Figure 2a.




Figure 4. I_{on} and subthreshold swing (SS) characteristics of the proposed Ge-based gate-metal-core VNWFETs with different T_{ch} .

Figure 5a shows the $I_{DS}-V_{GS}$ transfer characteristics of the proposed devices according to variation in H_g . Each curve was extracted from the devices with the different H_g varying from 10 to 80 nm at

$T_{ch} = 5$ nm. The higher H_g widens the tunneling area, resulting in the enhancement of I_{on} because the I_{DS} of TFETs is totally affected by the amount of the tunneled electrons. Meanwhile, I_{off} also tends to increase slightly with the higher H_g for the same reason mentioned above. However, when $H_g = 30$ nm and $H_g = 70$ nm, I_{off} decreased because the increment of R_{ch} , which resulted from the longer current path, dominates over the increase of the amount of the electron tunneling at the off-state. Furthermore, the increase of R_{ch} deteriorates the rate of the I_{on} increment, thus, I_{on} is gradually saturated. For these reasons, I_{on}/I_{off} and SS have the largest value and the lowest value at $H_g = 70$ nm, respectively, as indicated in Figure 5b. Therefore, optimized values were obtained with $I_{on} = 8.22 \times 10^{-5}$ A/ μ m, $I_{off} = 1.45 \times 10^{-11}$ A/ μ m, $V_t = 0.21$ V, $I_{on}/I_{off} = 5.67 \times 10^6$, and SS = 54.7 mV/dec at $T_{ch} = 5$ nm and $H_g = 70$ nm.




Figure 5. (a) I_{DS} - V_{GS} transfer characteristics and (b) I_{on}/I_{off} (on-state current/off-state current) and SS of the proposed Ge-based gate-metal-core VNWTFETs with different gate-metal heights (H_g).

Figure 6a shows the I_{DS} - V_{GS} transfer characteristics of the proposed devices that vary with H_{ch} . In the proposed device, the ambipolar behavior, when the negative V_{GS} is applied, is mainly affected by the amount of the electron tunneling from the source and channel region to the drain region. Figure 6b depicts the energy band diagrams of the proposed devices that vary with H_{ch} at $V_{GS} = -0.55$ V and $V_{DS} = 0.55$ V. With the lower H_{ch} , the energy band of the channel is lowered by V_{DS} , as in the conventional short channel TFETs [27]. Therefore, the longer H_{ch} where V_{DS} has less effect on the channel has the thicker tunneling barrier width at the channel-drain junction and, thus, suppresses the electron tunneling from the channel to the drain. In addition to the foregoing, as H_{ch} increases, R_{ch} increases because the current path also becomes longer. As a result, I_{off} decreases gradually with the H_{ch} increasing. The increase in R_{ch} also deteriorates I_{on} for the same reason. Figure 7 indicates I_{on}/I_{off} and SS characteristics of the proposed devices with the different H_{ch} varying from 20 to 90 nm. I_{on}/I_{off} is gradually improved as H_{ch} increases, and is then almost saturated when $H_{ch} = 80$ nm. Moreover, SS has minimum values at $H_{ch} = 80$ nm and then increases at $H_{ch} = 90$ nm. As mentioned above, because of the effect of R_{ch} , I_{on} and I_{off} decrease constantly with increasing H_{ch} , and the decrease in I_{on} dominates over I_{off} when $H_{ch} = 80$ nm. Finally, the optimized device is achieved with $I_{on} = 8.09 \times 10^{-5}$ A/ μ m, $I_{off} = 1.09 \times 10^{-12}$ A/ μ m, $V_t = 0.21$ V, $I_{on}/I_{off} = 7.45 \times 10^7$, and SS = 42.8 mV/dec at $T_{ch} = 5$ nm, $H_g = 70$ nm, and $H_{ch} = 80$ nm.




Figure 6. (a) I_{DS} – V_{GS} transfer characteristics and (b) energy band diagrams of the proposed Ge-based gate-metal-core VNWTFETs with different channel heights (H_{ch}). The energy band diagrams are extracted across the B–B’ line in Figure 2a at $V_{GS} = -0.55$ V and $V_{DS} = 0.55$ V (drain voltage).




Figure 7. I_{on} and SS characteristics of the proposed Ge-based gate-metal-core VNWTFETs with different H_{ch} .

Figure 8 indicates the output characteristics of the proposed devices with different V_{GS} . When a small V_{GS} of 0.3 V or less is applied, I_{DS} is almost constant and has a low value. I_{DS} has a low value even though V_{DS} increases because the amount of the electrons tunneled from the source to the channel region is small for a low V_{GS} . When V_{GS} is greater than 0.4 V, the tunneled electrons in the channel region drift toward the drain region by the positive V_{DS} . I_{DS} increases as a function of V_{DS} for small V_{DS} , then gets saturated and becomes less dependent on V_{DS} when V_{DS} is approximately 0.5 V, showing the proper output characteristics for circuit applications.




Figure 8. Output characteristics of the proposed Ge-based gate-metal-core VNWTFETs with different V_{GS} .

The comparison of the proposed device with the different works in terms of I_{on} , V_t , V_{DD} , and SS is presented in Table 1. This proposed device has the highest I_{on} value with the low V_t and the low V_{DD} value. Thus, the proposed Ge-based gate-metal-core VNWTFET is a suitable candidate for the logic devices with the low power consumption.

Table 1. Comparison with the different works.

Parameter	This Work	SiGe-S-NW-TFET [28]	Si-Based Nanotube TFET [29]	Si/SiGe HTG-TFET [30]	Ge-Source vTFET [31]
I_{on} ($\mu\text{A}/\mu\text{m}$)	80.9 (at $V_{GS} = 0.55$ V)	11.66 (at $V_{GS} = 1.0$ V)	5.0 (at $V_{GS} = 1.5$ V)	7.02 (at $V_{GS} = 0.5$ V)	27.6 (at $V_{GS} = 0.5$ V)
V_t (V)	0.21	0.37	0.9	0.28	0.20
V_{DD} (V)	0.55	0.8	1.2	0.5	0.5
SS (mV/dec)	42.8	23.75	58.3	44.64	21.2

4. Conclusions

In this work, a Ge-based gate-metal-core VNWTFET was optimally designed and analyzed based on TCAD simulations. With wider BTBT junctions, a higher current drivability can be realized compared to the conventional TFETs. The proposed device demonstrated superior DC performances with $I_{on} = 8.09 \times 10^{-5}$ A/ μm , $I_{off} = 1.09 \times 10^{-12}$ A/ μm , $V_t = 0.21$ V, $I_{on}/I_{off} = 7.45 \times 10^7$, and SS = 42.8 mV/dec at $H_g = 70$ nm, $T_{ch} = 5$ nm, and $H_{ch} = 80$ nm. It is ensured that the proposed device would be a promising logic device for the low-power applications.

Author Contributions: Conceptualization, W.D.J.; Investigation, W.D.J., J.H.J. and S.H.L.; Data analysis, W.D.J., Y.J.Y., M.S.C., J.J. and J.-H.B.; writing—original draft preparation, W.D.J.; writing—review and editing, I.M.K.

Funding: This work was supported by the National Research Foundation of Korea (NRF) grant funded by the Korea government (MSIT) (No. NRF-2019R1H1A1080165) and in part by Samsung Electronics Co. Ltd. This study was also supported by the BK21 Plus project funded by the Ministry of Education, Korea (21A20131600011). This work was also supported by the Ministry of Trade, Industry & Energy (MOTIE) (10080513). This work was supported by NRF grant funded by the Korean government (NRF-2018H1A2A1063117-Global Ph. D. Fellowship Program).

Acknowledgments: Korea Semiconductor Research Consortium (KSRC) support program for the development of the future semiconductor devices. The EDA tool was supported by the IC Design Education Center (IDEC), Korea.

Conflicts of Interest: The authors declare no conflict of interest.

References

1. Avci, U.E.; Rios, R.; Kuhn, K.; Young, I.A. Comparison of performance, switching energy and process variations for the TFET and MOSFET in logic. In Proceedings of the 2011 Symposium on VLSI Technology-Digest of Technical Papers, Honolulu, HI, USA, 14–16 June 2011; pp. 124–125.
2. Davari, B.; Dennard, R.H.; Shahidi, G.G. CMOS scaling for high performance and low power—the next ten years. *Proc. IEEE* **1995**, *83*, 595–606. [[CrossRef](#)]
3. Khatami, Y.; Banerjee, K. Steep subthreshold slope n- and p-type tunnel-FET devices for low-power and energy-efficient digital circuits. *IEEE Trans. Electron Devices* **2009**, *85*, 2752–2761. [[CrossRef](#)]
4. Choi, W.Y.; Park, B.G.; Lee, J.D.; Liu, T.J.K. Tunneling field-effect transistors (TFETs) with subthreshold swing (SS) less than 60 mV/dec. *IEEE Electron Device Lett.* **2007**, *28*, 743–745. [[CrossRef](#)]
5. Nirschl, T.; Wang, P.F.; Weber, C.; Sedlmeir, J.; Heinrich, R.; Kakoschke, R.; Schrufer, K.; Holz, J.; Pacha, C.; Schulz, T.; et al. The tunneling field effect transistor (TFET) as an add-on for ultra-low-voltage analog and digital processes. In Proceedings of the 2004 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 13–15 December 2004; pp. 195–198.
6. Wang, P.F.; Hilsenbeck, K.; Nirschl, T.; Oswald, M.; Stepper, C.; Weis, M.; Schmitt-Landsiedel, D.; Hansch, W. Complementary tunneling transistor for low power application. *Solid-State Electron.* **2004**, *48*, 2281–2286. [[CrossRef](#)]
7. Avci, U.E.; Kuhn, K.J.; Young, I.A. Comparison of power and performance for the TFET and MOSFET and considerations for P-TFET. In Proceedings of the 2011 11th IEEE International Conference on Nanotechnology, Portland, OR, USA, 15–18 August 2011; pp. 869–872.
8. Vladimirescu, A.; Amara, A.; Anghel, C. An analysis on the ambipolar current in Si double-gate tunnel FETs. *Solid-State Electron.* **2012**, *70*, 67–72.
9. Moselund, K.E.; Ghoneim, H.; Bjork, M.T.; Schmid, H.; Karg, S.; Lortscher, E.; Riess, W.; Riel, H. Comparison of VLS grown Si NW tunnel FETs with different gate stacks. In Proceedings of the 2009 European Solid State Device Research Conference, Athens, Greece, 14–18 September 2009; pp. 448–451.
10. Narang, R.; Saxena, M.; Gupta, R.S.; Gupta, M. Assessment of ambipolar behavior of a tunnel FET and influence of structural modifications. *J. Semicond. Technol. Sci.* **2012**, *12*, 482–491. [[CrossRef](#)]
11. Wan, J.; Le, R.C.; Zaslavsky, A.; Cristoloveanu, S. Tunneling FETs on SOI: Suppression of ambipolar leakage, low-frequency noise behavior, and modeling. *Solid-State Electron.* **2011**, *65*, 226–233. [[CrossRef](#)]
12. Krishnamohan, T.; Kim, D.; Raghunathan, S.; Saraswat, K. Double-gate strained-Ge heterostructure tunneling FET (TFET) with record high drive currents and $\ll 60$ mV/dec subthreshold slope. In Proceedings of the 2008 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 15–17 December 2008; pp. 1–3.
13. Schenk, A.; Sant, S.; Moselund, K.; Riel, H. III-V-based hetero tunnel FETs: A simulation study with focus on non-ideality effects. In Proceedings of the 2016 Joint International EUROSIOI Workshop and International Conference on Ultimate Integration on Silicon (EUROSIOI-ULIS), Vienna, Austria, 25–27 January 2016; pp. 9–12.
14. Hu, V.P.; Wang, C. Optimization of III-V heterojunction tunnel FET with non-uniform channel thickness for performance enhancement and ambipolar leakage suppression. *Jpn. J. Appl. Phys.* **2018**, *57*, 04FD18. [[CrossRef](#)]
15. Dubey, P.K.; Kaushik, B.K. T-Shaped III-V Heterojunction Tunneling Field-Effect Transistor. *IEEE Trans. Electron Devices* **2017**, *64*, 3120–3125. [[CrossRef](#)]
16. Walke, A.M.; Vandooren, A.; Rooyackers, R.; Leonelli, D.; Hikavy, A.; Loo, R.; Verhulst, A.S.; Kao, K.; Huyghebaert, C.; Groeseneken, G.; et al. Fabrication and analysis of a Si/Si_{0.55}Ge_{0.45} Heterojunction Line Tunnel FET. *IEEE Trans. Electron Devices* **2014**, *61*, 707–715. [[CrossRef](#)]
17. Nah, J.; Liu, E.S.; Varahramyan, K.M.; Tutuc, E. Ge-Si_xGe_{1-x} core-shell nanowire tunneling field-effect transistors. *IEEE Trans. Electron Devices* **2010**, *57*, 1883–1888. [[CrossRef](#)]
18. Shih, P.C.; Hou, W.C.; Li, J.Y. A U-gate InGaAs/GaAsSb heterojunction TFET of tunneling normal to the gate with separate control over ON- and OFF-state current. *IEEE Electron Device Lett.* **2017**, *38*, 1751–1754. [[CrossRef](#)]
19. Yang, Z. Tunnel field-effect transistor with an L-shaped gate. *IEEE Electron Device Lett.* **2016**, *37*, 839–842. [[CrossRef](#)]

20. Seo, J.H.; Yoon, Y.J.; Lee, S.; Lee, J.H.; Cho, S.; Kang, I.M. Design and analysis of Si-based arch-shaped gate-all-around (GAA) tunneling field-effect transistor (TFET). *Curr. Appl. Phys.* **2015**, *15*, 208–212. [[CrossRef](#)]
21. Bagga, N.; Kumar, A.; Dasgupta, S. Demonstration of a novel two source region tunnel FET. *IEEE Trans. Electron Devices* **2017**, *64*, 5256–5262. [[CrossRef](#)]
22. Imenabadi, R.M.; Saremi, M.; Vandenberghe, W.G. A novel PNP-like Z-shaped tunnel field-effect transistor with improved ambipolar behavior and RF performance. *IEEE Trans. Electron Devices* **2017**, *64*, 4752–4758. [[CrossRef](#)]
23. Ko, E.; Lee, H.; Park, J.D.; Shin, C. Vertical tunnel FET: Design optimization with triple metal-gate layers. *IEEE Trans. Electron Devices* **2016**, *63*, 5030–5035. [[CrossRef](#)]
24. Yoon, J.S.; Kim, K.; Meyyappan, M.; Baek, C.K. Bandgap engineering and strain effects of core-shell tunneling field-effect transistors. *IEEE Trans. Electron Devices* **2018**, *65*, 277–281. [[CrossRef](#)]
25. Hu, C. *Modern Semiconductor Devices for Integrated Circuits, International ed.*; Prentice Hall: Upper Saddle River, NJ, USA, 2009; p. 206.
26. *Sentaurus User's Manual*; Version L-2016.03; Synopsys Inc.: Mountain View, CA, USA, 2016.
27. Martino, M.D.; Martino, J.A.; Agopian, P.G. Drain induced barrier tunneling on TFETs with different source/drain engineering. In Proceedings of the 2014 29th Symposium on Microelectronics Technology and Devices (SBMicro), Aracaju, Brazil, 1–5 September 2014; pp. 1–4.
28. Patel, J.; Sharma, D.; Yadav, S.; Lemtur, A.; Suman, P. Performance improvement of nano wire TFET by hetero-dielectric and hetero-material: At device and circuit level. *Microelectron. J.* **2019**, *85*, 72–82. [[CrossRef](#)]
29. Kumar, N.; Mushtaq, U.; Amin, S.I.; Anand, S. Design and performance analysis of Dual-Gate All around Core-Shell Nanotube TFET. *Superlattice Microstruct.* **2019**, *125*, 356–364. [[CrossRef](#)]
30. Li, W.; Wang, S.; Chen, S.; Yang, Z. Design of High performance Si/SiGe Heterojunction Tunneling FETs with a T-Shaped Gate. *Nanoscale Res. Lett.* **2017**, *12*, 198. [[CrossRef](#)] [[PubMed](#)]
31. Vanlalawmpuia, K.; Bhowmick, B. Investigation of a Ge-Source Vertical TFET with Delta-Doped Layer. *IEEE Trans. Electron Devices* **2019**, *66*, 4439–4445. [[CrossRef](#)]



© 2019 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (<http://creativecommons.org/licenses/by/4.0/>).