



Effects of Channel Length Scaling on the Electrical Characteristics of Multilayer MoS₂ Field Effect Transistor

Sreevatsan Radhakrishnan ¹, Suggula Naga Sai Vishnu ¹, Syed Ishtiyaq Ahmed ¹ and Rajagopalan Thiruvengadathan ^{1,2,*}

- ¹ SIERS Research Laboratory, Department of Electronics and Communication Engineering, Amrita School of Engineering, Amrita Vishwa Vidyapeetham, Coimbatore 641112, India
- ² Mechanical Engineering Program, Department of Engineering and Technology, Southern Utah University, Cedar City, UT 84720, USA
- * Correspondence: rajagopalanthiruveng@suu.edu

Abstract: With the rapid miniaturization of integrated chips in recent decades, aggressive geometric scaling of transistor dimensions to nanometric scales has become imperative. Recent works have reported the usefulness of 2D transition metal dichalcogenides (TMDs) like MoS_2 in MOSFET fabrication due to their enhanced active surface area, thin body, and non-zero bandgap. However, a systematic study on the effects of geometric scaling down to sub-10-nm nodes on the performance of MoS_2 MOSFETs is lacking. Here, the authors present an extensive study on the performance of MoS_2 FETs when geometrically scaled down to the sub-10 nm range. Transport properties are modelled using drift-diffusion equations in the classical regime and self-consistent Schrödinger-Poisson solution using NEGF formulation in the quantum regime. By employing the device modeling tool COMSOL for the classical regime, drain current vs. gate voltage (I_D vs. V_{GS}) plots were simulated. On the other hand, NEGF formulation for quantum regions is performed using MATLAB, and transfer characteristics are obtained. The effects of scaling device dimensions, such as channel length and contact length, are evaluated based on transfer characteristics by computing performance metrics like drain-induced barrier lowering (DIBL), on-off currents, subthreshold swing, and threshold voltage.

Keywords: MOSFET; MoS₂; 2-D material; transition metal dichalcogenides; quantum transport; COMSOL; electron transport; MATLAB; computational

1. Introduction

As the miniaturization of traditional silicon-based integrated chips has increased to improve performance and reliability, geometric scaling of critical dimensions is indispensable. However, in the forthcoming decade, the classic technological underpinnings are anticipated to cease as the lithographic requirements reach atomic levels, and thus, a practical limit on silicon miniaturization [1]. The ITRS roadmap, which recorded growth over the past four decades, has predicted no improvements beyond 2021 [2]. The major issues associated with traditional CMOS scaling resulted from severe mobility degradation in a short channel regime [3,4].

On another related development, intense research efforts undertaken since the 1990s have enabled the scalable synthesis of novel nanomaterials with precise control of their structural, thermal, mechanical, and electrical characteristics [5,6]. Among the wide variety of nanomaterials, carbon nanotubes (CNTs), graphene, and nanocomposites formed with inclusions of CNTs and graphene are very attractive from an electronic device perspective, as well for other applications, owing to the possibility of tuning their electronic and electrical characteristics [7,8]. From the viewpoint of electronic devices, 2D materials, including graphene and transition metal dichalcogenides (TMDs) such as MoS₂, offer unique advantages in terms of scaling and ultra-thin body. In comparison to graphene and



Citation: Radhakrishnan, S.; Vishnu, S.N.S.; Ahmed, S.I.; Thiruvengadathan, R. Effects of Channel Length Scaling on the Electrical Characteristics of Multilayer MoS₂ Field Effect Transistor. *Micromachines* **2023**, *14*, 275. https://doi.org/10.3390/ mi14020275

Academic Editor: Stephen Edward Saddow

Received: 15 November 2022 Revised: 5 January 2023 Accepted: 14 January 2023 Published: 20 January 2023



Copyright: © 2023 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (https:// creativecommons.org/licenses/by/ 4.0/). other TMDs, MoS_2 is considered a frontrunner due to higher mobility, better gate control, tailorable bandgap, thermal stability, and scalability to lower dimensions. Comprehension of the properties as a function of scaling the device parameters is indispensable as this allows for the compatibility of these materials with current CMOS technology.

Recently published works have demonstrated the facile fabrication of nano-FETs by employing the advantages offered by MoS_2 . The major work on MoS_2 as an alternate material was built by Radisavlejvic et al., who demonstrated high mobility monolayer (ML) with high on/off currents [9]. Han et al. address the design challenges and insights into the dielectric integration, Fermi level pinning of metal contacts, and scaling, further emphasizing the need for lower contact resistance at the metal-semiconductor junction and quality interface between dielectric and channel [10]. Han et al. also demonstrated that the metal-semiconductor junction in MoS₂-Ni/Au interface is Schottky limited, and few selected metals like Ni and Au are more suited due to near-matching values of the bandgapwork function. Cao et al. presented a model of monolayer FETs analyzing doping effects, mobility degradation effects, and interface trap density (Dit) [11]. Works to integrate MoS_2 models in an analog circuit are presented by Wei et al. using a ring oscillator set-up [12]. Zhang et al. showed a comparison between a MoS₂FET vs. conventional Si-MOSFETs by comparing the performance of delay parameters and devised a parametric model for the same [13]. Pellagini et al. described modeling FETs using an atomistic solver in combination with COSMOL models in view of analyzing the effects of defects [14]. Aruthchelvam et al. performed a statistically significant sample of scaling models down to channel length of 30 nm [15]. Even though a plethora of work has been done on the scaling of transistors, research efforts have yet to be invested in MoS₂-based MOSFETs, specifically to meet the current technological nodes of sub-10 nm.

Concomitantly, work has been done on incorporating quantum mechanics in device modeling of sub-15 nm nodes for other materials. To investigate device characteristics of MoS₂FETs, the device's properties are simulated using the non-equilibrium Green's function (NEGF) method [16–19], which solves Schrödinger's wave equation under non-equilibrium conditions, assuming periodic boundary conditions. A variety of devices including Si MOSFETs [20], novel material MOSFETs [21], and CNTFETs [22] have been investigated using the NEGF method.

In this work, the authors present a detailed study of scaling 4-layer (4 ML) MoS₂-FETs down to the sub-10-nm channel length regime and analyzing the short channel effects that result thereby. For the simulations and analysis of FETs with channel lengths ranging from 34 nm down to 15 nm, the authors have employed a classical drift-diffusion model; whereas for channel lengths less than 15 nm down to 8 nm, due to ballistic conduction in this regime [16–21,23], the authors have invoked the concepts of quantum mechanics to study and analyze scaling, as will be discussed in the work. The simulation and analysis of geometric scaling down to the sub-10 nm range are performed by employing the devicelevel simulation software COMSOL in combination with MATLAB to incorporate quantum effects. In this work, the devices are evaluated in terms of performance metrics like the I_{on}/I_{off} ratio, Subthreshold Swing (SS,) and threshold voltage (V_{th}). Devices having a higher Ion/Ioff ratio are preferred as this would be a key factor in determining the switching characteristics of CMOS. Ideally I_{off} must be as low as possible to minimize wasted leakage power in the OFF state. Subthreshold Swing (SS) is also a key factor in evaluating these models as this determines the roll-off rate in the sub-threshold region. This is a measure of the rate at which the charge carrier diffuses from the channel region when the device turns off. The threshold voltage (V_{th}) is another measure for performance evaluation that determines the voltage at which the transition from linear to saturation current occurs. In the next section, we present the modeling methodology employed to determine electron transport in classical (for channel length $L_{ch} > 15$ nm) and quantum ($L_{ch} < 15$ nm) regimes. The results and discussion section explains the simulated data interpreted in terms of the physics of voltage transfer characteristics (VTC), in addition to addressing the future scope.

2. Computational Modeling & Methodology

A schematic of the MoS_2 FET structure, the materials used, and the physical parameters used in this simulation work are shown in Figure 1.



Figure 1. A schematic of the MoS₂FET structure used in this simulation work.

In this work, the authors chose the global back-gate biasing device configuration to have V_{th} tunability (modulating V_{th}) for low-power applications. The following considerations were made in choosing the device materials of the model. Previous work done on metal-semiconductors junctions establishes that elements like titanium, platinum, and nickel form Schottky-based contacts [24]. Herein, a metal-semiconductor junction is modeled as Schottky, based on the work function difference between 4 ML MoS₂(5.36 eV) and Ni (5.01 eV) contact. Electron affinity (χ^{o}) of 4 ML MoS₂ is taken to be 5 eV. The metalwork function and Richardson constant are given as input to the model [10,24]. The potential at the contact is defined as

$$V = V_0 + \phi_B - \chi^o - V_{eq} \tag{1}$$

where V_0 , ϕ_B and V_{eq} are applied potential, the work function of metal and offset in Fermi level in terms of potential applied respectively. An N-type dopant concentration of 10^{18} cm⁻³ is used in the simulation.

The simulations are performed in a 4-multilayer (4 ML) thick MoS₂ with an average thickness of 2.7 nm. A 4 ML MoS₂ is chosen considering the trade-off between bandgap and field-effect mobility. To elaborate, devices with smaller bandgap (>10 ML MoS_2) result in a larger Schottky barrier height value at the contact (non-ohmic contact) but would show excellent channel mobility (>45 cm^2/Vs). In contrast, devices that form ideal ohmic contact require a larger bandgap (1–2 layers of MoS₂) but show very low values of mobility $(<20 \text{ cm}^2/\text{Vs})$ [25], as neither too large a bandgap nor very low mobility as the material of choice. The dielectric is chosen to be high-k HfO_2 as this shows improved effective oxide thickness resulting in higher transconductance with minimal leakage. Replacing the polysilicon-based global back-gate with metal-like materials is important to avoid increased threshold voltage due to poor gate-dielectric bonding and non-uniform surface trap charges. In order to mitigate this issue, metal-like TiN is the material of choice for the back-gate, as this has a mid-gap work function along with its tunable work function with film thickness. The gate oxide used is 1 nm HfO₂ which is placed over a thin TiN back-gate contact (~1 nm). Ni is chosen as the source and drain contact material, as the Ni-MoS₂ interface shows minimal Schottky barrier height (SBH), thus having implications on contact resistance but without affecting mobility. All other input parameters to the model are listed in Table 1. The mobility value used in this model agrees with the value mentioned in a published work that too states mobility of $42 \text{ cm}^2/\text{Vs}$ for multilayer (few tens of nm thick devices> 15 layers) devices owing to the limitations in channel-contact interface The interfaces are assumed to be ideal, and hence edge effects as well as Dit (interface trap density) effects are not taken into account in the computational simulation method adopted here. The authors have assumed a 1-D model as the conduction is near-ballistic.

Parameter	Value
Thickness of MoS ₂	0.65 nm/Layer
Bandgap 4 L MoS ₂	1.6 eV
Electron affinity	5 eV
Relative permittivity MoS ₂	11.3
Mobility	$40 \text{ cm}^2/\text{Vs}$
Drain and Source contact type	Schottky
Electron effective mass	0.56 m _o
Hole effective mass	0.45 m _o
HfO ₂ Thickness	1 nm
Work function of drain contacts (Ni)	5.01 V
HfO ₂ Relative permittivity	25
TiN back-gate thickness	~1 nm
SRH-time	0.3 ns
Donor concentration	$10^{18} { m cm}^{-3}$

Table 1. Input parameters used in this simulation work. Data from [14,25,26].

While sweeping L_{ch} (8 nm to 34 nm) and L_{cont} (2 nm to 200 nm), the lateral width (W) has been varied as 2 nm, 20 nm and 100 nm separately investigated and studied. The simulated data is then normalized with respect to lateral dimension for the chosen width.

Models with wide channel width but of small L_{ch} are neglected as they are impractical and would show an extreme parasitic drop in voltage across the resistance due to contact. The threshold voltage (V_{th}) has been traditionally determined by employing one of the three methods, namely, (i) linear extrapolation of peak-mobility (to avoid second-order effects) [27], (ii) linear extrapolation of peak-transconductance [28], and (iii) constant current measurement (V_{th,CC} extracted at I_D = 10* W/L_{ch} in units of nA) [15]. Here, the authors determine the threshold voltage by the constant current method following the work reported in the literature [29]. The subthreshold swing is taken to be the minimum value across the entire range. Drain-induced barrier lowering (DIBL) is evaluated using V_{th} values evaluated at V_{D,low} = 0.05 V and V_{D,high} = 1 V. The I_{off} current corresponds to the current at a fixed displacement field (vertical field) of 0.4 V/nm below V_{th,CC} (i.e., $|V_{GS} - V_{th,CC}|$ /EOT = 0.4 V/nm), where V_{th,CC} denotes the threshold voltage under constant current condition and EOT denotes the equivalent oxide thickness, while the I_{on} current is taken to be saturation current [15].

As mentioned earlier, the authors have employed COMSOL Multiphysics to study the transfer characteristics for devices with a channel length \geq 15 nm. On the other hand, previous work reveals that the near ballistic transport due to tunnelling plays a vital role in devices with channel length <15 nm [30–32]. Therefore, the quantum transport model is invoked and is modelled using MATLAB. The equations in the above models are explained briefly.

2.1. Drift-Diffusion Model

The authors employ the full-wave solver COMSOL Multiphysics, which provides a semiconductor module that contains various functionalities, enabling facile modeling and simulation studies of 2D-FETs. Even though finite element-based works were previously performed to include quantum-based effects [23], the authors opt for finite-volume method computation solvers because this approach provides a more accurate approximation of the fields in the element, discretization, and constraint on the local element and is thus more suitable for a potential distribution-based system. The steps involved in modeling the device using COMSOL are summarized in Figure 2.



Figure 2. A schematic of the step-wise procedure followed to set up the computational simulation work.

Efficient physics-based meshing is customized to be well-refined at the interface. This discretization is then followed by assigning solver configuration, including termination condition, error floor, and choosing the solver method for convergence. Then guiding equations are fed as input by choosing the suitable elements. Equations used by the benchmark module are provided.

This module computes using Poisson's equation, which relates charge density (ρ) and potential (*V*), given by:

$$\nabla \cdot (-\varepsilon_o \varepsilon_r \nabla V) = \rho \tag{2}$$

where ε_0 is the permittivity of free space and ε_r is the relative permittivity of the medium, respectively.

Complete ionization of the module is assumed and based on a semi-classical model; charge is computed by the following the relation

$$\rho^{+} = q(p - n + N_{d}^{+} - N_{a}^{-}) \tag{3}$$

where q, p, n, N_d^+ and N_a^- are the charge of an electron, the carrier concentration of electrons, the carrier concentration of holes, and the donor and the acceptor impurity concentrations, respectively.

The semi-classical model is used to describe the metal-semiconductor interface. The charge densities of electrons and holes should follow the continuity equation in accordance with Gauss's law, which can be expressed in the form of the following equations

$$\nabla \cdot J_n = 0 \tag{4}$$

$$\nabla \cdot J_p = 0 \tag{5}$$

Here, J_n and J_p denote the electron and the hole current densities. The carrier current densities can be computed by employing the drift-diffusion model and are expressed as:

$$J_n = n\mu_n \nabla E_c + \mu_n k_B T \nabla n + qn D_{n,th} \nabla \ln T \tag{6}$$

$$J_p = p\mu_p \nabla E_v - \mu_p k_B T \nabla p - qp D_{p,th} \nabla \ln T \tag{7}$$

where μ_n , μ_p , $D_{p,th}$, $D_{n,th}$, T and k are the mobility of electrons, mobility of holes, the thermal diffusion coefficient of holes, the thermal diffusion coefficient of electrons, temperature, and Boltzmann constant, respectively. As can be observed from the equations for carrier current densities, terms indicating contributions from drift, diffusion, and thermal effects are present [33].

2.2. Quantum Transport

The classical models of simulation are optimal for bulk devices but for mesoscopic and nanoscopic electronic devices, quantum mechanical models are required. For $L_{ch} < 15$ nm, the conduction in channels behaves at near ballistic limits, and the generation of the electron-hole pairs is governed by the band-to-band tunneling despite thermal effects and hence displays quantum effects [34]. The atomicity/molecularity of the device alters the quantum behavior, which affects the potential of the system. Therefore, to include quantum confinement effects and band structure contributions, we invoke quantum modeling of the device. To investigate the device characteristics of MoS₂FETs, the properties of the device are simulated using the non-equilibrium Green's function (NEGF) method, which solves Schrödinger's wave equation under non-equilibrium conditions with periodic boundary conditions. Here, the Hamiltonian of such devices has been obtained by employing the Tight-Binding approach with overlapping integrals of neighboring atoms [35,36]. Using the results of the Schrödinger scheme, a self-consistent scheme is developed in which the potential and electron charge density are iterated until convergence. In order to speed up this computation, Newton-Raphson is used to check convergence and to update new values of charge density and self-consistent potential (U_{sc}). The brief explanations of the Quantum model employed as well as algorithmic steps for a self-consistent scheme in the Schrödinger-Poisson design are detailed below.

Based on the following methodology, a simulation framework was developed in MATLAB, and the implementation follows the works of Datta et al. [16–19]. Consider a two-terminal device connected by a channel, with electric fields (e.g., gate) as well as charge flow (e.g., source/drain contacts). A self-consistent potential U_{sc} (which is computed by both Poisson's and Schrödinger) is 'self-consistent' because it changes to adjust U_{sc} inside the device, which in turn changes charge density until consistent values are arrived at. For this iterative simulation using the Newton-Raphson method, two major equations are considered: the transport equation and the Poisson equation. The input of the Poisson equation is the charge density, and the output is the self-consistent potential which is computed using the Finite Difference method. A quantum model such as NEGF formalism is deployed in order to compute charge density in the set of equations. The self-consistent procedure for simulation comprises of the following steps [37]:

- 1. Discretize all the operators using the Finite Difference method.
- 2. For initial input of U_{sc}, initiate a self-consistent loop (e.g., a potential U_{sc} of flat band condition). Boundary conditions at the edge nodes are mapped to gate voltage.
- 3. Compute suitable Hamiltonian, contact self-energy matrices for the given source/drain terminal potential.
- 4. The retarded Green's function is computed to obtain the electron density matrix.
- The Poisson equation is solved for the self-consistent potential, U_{sc}, using electron density computed in the previous step.

- 6. Steps 3–5 are repeated until the convergence of potential is less than the specified tolerance.
- 7. With the final electron density matrix and the corresponding self-consistent potential, the transport current of the device for the given gate voltage is calculated.
- 8. Steps 2–7 are repeated for a sweep across all the V_{GS}
- 9. Execute steps 1–8 for $V_{DS} = 0.05$ V and 1 V.

For elaborate discussion on the Quantum model, interested readers are requested to look into Supporting info.

3. Results and Discussion

The steps taken in data extraction following computational simulation are summarized in Figure 3.





The transfer characteristics (VTC) for various channel lengths at a low drain voltage of 0.05 V (to avoid drain-induced effects) are presented in Figure 4.



Figure 4. Transfer Characteristics at $V_D = 0.05$ V for various channel lengths.

By sweeping the gate voltage at $V_D = 0.05$ V, the following observation can be made: The off-current increases when channel length decreases, while the on-current saturates independent of channel length. Accordingly, we extract the off-current values across various channel lengths, which are shown in Figure 5.



Figure 5. Normalized off-current (in $A/\mu m$) vs. channel length (in nm). This plot shows that off-current increases with a decrease in channel length as a result of poor gate control.

This is hypothesized to be a consequence of poor gate control when the channel length is scaled down from 34 nm to 8 nm leading to increased leakage in the sub-threshold region.

From Figure 5, we observe that the scaling of the off-current is disproportional to the channel length, which suggests that the off-current at lower drain voltage is contact limited. This is confirmed to be Schottky limited from the band profile of the transistor. Since the interface between Ni-contact and multilayer MoS_2 has a barrier height of 0.45 eV in the junction, there is an abrupt change at the interface, confirming Schottky-type contact. The non-linear dependence of the drain current at a lower V_D of 0.05 V suggests that the current is limited by the Schottky barrier at contacts for various gate voltages despite the accumulation of electrons in the channel (biased ON state). This confirms that the off-current is indeed contact-limited and that the increased leakage is the result of poor gate control.

Subthreshold swing (SS) is obtained from the transfer characteristics. It is noticed that the degradation of SS with a decrease in channel length has a strong correlation with a poor off-current value and the variation of SS is shown in Figure 6 at two drain voltages at $V_{D,low} = 0.05$ V and $V_{D,high} = 1$ V. For $V_{D,low}$, we observe that values of SS are 59 mV/dec and 95 mV/dec at channel lengths of 34 nm and 8 nm, respectively. The reason for the higher sub-threshold swing at a lower channel length is again due to the presence of Schottky-limited contacts in combination with the increased effect of drain voltage. As with traditional MOSFETs, when scaled down, the influence of the induced lateral field increases as the flat-band region narrows down further.

This DIBL-like effect worsens the SS of the device resulting in a subthreshold roll-off and poor gate control. However, the dependence of SS with respect to channel length is disproportional, unlike DIBL. The presence of Schottky limited contact further increases the SS at a lower channel length. The SS is determined by the change in the conduction band edge with respect to gate bias. This effect of Schottky limited SS is due to increased depletion region at the contacts, thus further inhibiting the thermionic transport of carriers from metal to channel, limiting the conduction resulting in the poor subthreshold swing.



Figure 6. Subthreshold swing (in mV/dec) vs. channel length (in nm) at $V_D = 0.05$ V (in a square) and $V_D = 1$ V (in a triangle). This increase in SS as channel length decreases is the result of the increased contribution of drain voltage and increased depletion at the contacts.

On-current is a key parameter to be considered for a FET as this determines the intrinsic delay of the device. Higher I_{on} allows for more drive strength and larger fan-out. We expect that device operation at the linear region will have an inverse channel length dependence for lower V_D . Normally, the inverse dependence of I_{on} on channel length is expected, but such dependence is not seen when the channel lengths are scaled down below 15 nm as evident from Figure 7.

This is because the dependence of on-current on the channel length for short channels is not limited by channel length but by the velocity saturation and tunneling across the narrow Schottky peak. We note that this could be the result of the source degrading the effect of gate control, resulting in band edge sharpening and thus forming a narrow flatband region for shorter channel lengths [38]. At higher drain voltages, the effect of the lateral field increases. And when the conduction band is lowered further, the saturation current is determined by charge tunneling through the barrier rather than the carrier conduction, known as drain-induced band narrowing [23,39]. This tunneling current is independent of the channel length and is affected solely by the velocity saturation and intrinsic mobility in the channel.

Values of threshold voltage are obtained from VTC (Figure 4) and are shown in Figure 8. As with MOSFETs, we find that at lower values of drain voltage, there is an expected V_{th} roll-off due to the short channel effects that require only a smaller gate voltage to invert the channel because the channel is already partially depleted. In contrast to the conventional threshold plot at various channel lengths and drain voltages, V_{th} at $V_{D,high}$ is lower than

that at $V_{D,low}$ when channel lengths are reduced below 10 nm. This can also be inferred from the DIBL plot shown in Figure 9, where we have the transition of DIBL into negative values in agreement with our trends in V_{th} values (Figure 8). The reason for the negative DIBL and improved V_{th} at higher V_D is due to the negative capacitance effect.



Figure 7. Normalized On-current (in $A/\mu m$) vs. channel length (in nm). This plot suggests that the oncurrent is independent of channel length and is determined by the tunneling path and velocity saturation.

This effect originated from the coupling of drain-effective gate voltage via gate-drain capacitance. This coupling is caused due to the ferroelectric nature of the oxide capacitance [32]. For small values of V_G , as the drain voltage increases, the coupling effect increases, and this results in conduction dominated by a lateral field (formed due to drainchannel coupling). Therefore, the surface potential at the channel is negative when V_G is zero or negligibly small, resulting in a negative capacitance effect. Since the current in the sub-threshold is an exponential function of surface potential, there is a lower subthreshold current for $V_{D,high}$ in comparison to that at $V_{D,low}$, leading to a negative DIBL. This results in improved V_{th} at higher V_D . In order to confirm the negative DIBL, the simulation was repeated with a thicker dielectric of 4 nm HfO₂.

The results confirm the presence of negative DIBL which is shown in Figure 9. These observations agree well with the inferences reported in previous publications [30,32].

Scaling of contact length for a given channel length as in Figure 10 shows no deviation with respect to the on-current, suggesting that the scaling of contact length does not have any effects on other electrostatic properties. This sweep across contact length for all channel lengths, drain voltages, and widths confirms this observation is generic. This also implies that the underlying Schottky contact resistance would be independent of contact length, and scaling contact length would not alter the electrostatic parameters. Therefore, the proportional scaling of contact length would not degrade the performance of the transistor.

-0.24

-0.27

-0.30

-0.33

-0.36

-0.39

-0.42

-0.45

-0.48

0

Threshold Voltage (V)









Figure 9. Effect of DIBL (in v/v) vs. channel length (in nm). This transition into negative values of DIBL for smaller channel lengths (<12 nm) is the result of drain-gate coupling.



Figure 10. Normalized On-Current (in $A/\mu m$) vs. Contact length (in nm) for Lch = 10 nm. No dependence of Ion on Lcon suggest that carrier injection is only prevalent at the edge of the metal directly into the MoS2 channel.

4. Conclusions

In this work, scaling effects of channel length (from 35 nm to 8 nm) on transistor performance are analyzed from I-V characteristics, which, in turn, are simulated employing a classical drift-diffusion model for channel lengths above 15 nm and quantum mechanics via self-consistent NEGF method below 15 nm taking inspiration from published works on Si-based MOSFETs. Due to the ballistic nature of carrier transport at a short channel regime, principles of quantum mechanics are used to understand the carrier transport behavior and thus the device parameters. The following conclusions are drawn based on the simulated data. First, the performance of the channel under consideration is established to be contact-limited, and the Schottky phenomenon at the contact determines the device behavior. The on-current of the system is determined primarily by drain-induced channel narrowing, source-drain tunneling, and saturation velocity; while the off-current has a strong dependence on coupling at high V_D (>~4 kT/e), resulting in negative capacitance effects. This results in higher V_{th} and negative DIBL at higher V_D in comparison to their lower V_D . Lastly, we have established that the scaling of contact has no implications on any electrostatic parameters and thus scaling contact length would not affect transistor performance.

The design challenges and expected trends are reasoned out in the work presented. Some key insights into the implementation of the design can be gained from the work. Scaling of contact length does not affect the performance of the system, but a contact resistance drop has a big implication on device performance. Therefore, design considerations for such small channel devices should be ensured to have the minimal parasitic drop across the contact resistance and remain an active area of research. Also, C-V curve-based extraction can be performed to arrive at a precise channel transport mechanism. Transfer line measurement can be performed to calculate interface trap density (Dit), which can further be used to verify the sub-threshold operation. Further, the C-V graphs can be used to understand field effect mobility, and this can be used to find the saturation velocity of the device. Apart from the design challenges, work can be done on exploring various doping profiles to improve gate control. Bandgap engineering can be performed to improve the mobility of the device. Alternatively, improved gate control possibilities using other gate oxides can be explored. Devising methods to overcome Schottky barrier limited channel can result in an improved subthreshold at lower channel lengths. Therefore, more work has to be done on engineering semiconductor-metal interface and improving the mobility in order to make the MoS₂ based FETs an alternative to traditional Si-FETs.

Interested readers are requested to refer to Supplementary Materials for an elaborate discussion on the Quantum model employed in this computational simulation work.

Supplementary Materials: The following supporting information can be downloaded at: https://www.mdpi.com/article/10.3390/mi14020275/s1.

Author Contributions: S.R. and S.N.S.V. contributed equally to the tasks of simulation work, data collection and analysis. The first draft of the manuscript was written by S.R. and S.N.S.V. and supported by S.I.A. All authors commented on all versions of the manuscript generated during the preparation of the manuscript. R.T. supervised and advised on this work beginning from the formulation of problem statement to submission of this work. All authors have read and agreed to the published version of the manuscript.

Funding: This research received no external funding.

Institutional Review Board Statement: All the authors state that the work presented in this manuscript has not been submitted or published elsewhere and agree to abide by ethical standards of the journal mentioned in Authors' guidelines in the journal homepage.

Informed Consent Statement: All the authors of this manuscript have contributed to this work and agree to submit it for possible publication in the journal, "Micromachines". All authors agree to get this work published in this journal, "Micromachines" and there are no constraints on this ground.

Data Availability Statement: All of the simulated data and input parameters used in the computational simulation work have been made available within the manuscript.

Acknowledgments: The authors thank Indian Science Technology and Engineering facilities Map (I-STEM), a program supported by the Office of the Principal Scientific Adviser to the Govt. of India, for enabling access to the COMSOL Multiphysics 5.6 software suite used to conduct this work. The authors also gratefully acknowledge the independent review and comments given by Kulathu Sankar, Senior Member of Technical Staff, GlobalFoundries, India.

Conflicts of Interest: The authors declare no conflict of interest.

References

- 1. Thiruvengadathan, R.; Korampally, V.; Ghosh, A.; Chanda, N.; Gangopadhyay, K.; Gangopadhyay, S. Nanomaterial processing using self-assembly-bottom-up chemical and biological approaches. *Rep. Prog. Phys.* **2013**, *76*, 066501. [CrossRef] [PubMed]
- 2. Shalf, J. The future of computing beyond Moore's Law. *Philos. Trans. R. Soc. A* 2020, 378, 20190061. [CrossRef] [PubMed]
- Jin, S.; Fischetti, M.V.; Tang, T.W. Modeling of surface-roughness scattering in ultrathin-body SOI MOSFETs. *IEEE Trans. Electron* Devices 2007, 54, 2191–2203. [CrossRef]
- Zhu, W.; Han, J.P.; Ma, T.P. Mobility measurement and degradation mechanisms of MOSFETs made with ultrathin high-k dielectrics. *IEEE Trans. Electron Devices* 2004, 51, 98–105. [CrossRef]
- Balandin, A.A.; Ghosh, S.; Bao, W.; Calizo, I.; Teweldebrhan, D.; Miao, F.; Lau, C.N. Superior thermal conductivity of single-layer graphene. *Nano Lett.* 2008, *8*, 902–907. [CrossRef]
- Thess, A.; Lee, R.; Nikolaev, P.; Dai, H.; Petit, P.; Robert, J.; Xu, C.; Lee, Y.H.; Kim, S.G.; Rinzler, A.G.; et al. Crystalline ropes of metallic carbon nanotubes. *Science* 1996, 273, 483–487. [CrossRef]

- Shanmuga Suriya, V.; Avinash, J.; Nair, B.B.; Rajagopalan, T. Circuit modelling of graphene and carbon nanotube-based multilayer structures for high-frequency absorption. In Proceedings of the 1st International Conference on Advances in Electrical and Computer Technologies, ICAECT 2019, Coimbatore, India, 26–27 April 2019; pp. 1079–1088.
- Stankovich, S.; Dikin, D.A.; Dommett, G.H.B.; Kohlhaas, K.M.; Zimney, E.J.; Stach, E.A.; Piner, R.D.; Nguyen, S.T.; Ruoff, R.S. Graphene-based composite materials. *Nature* 2006, 442, 282–286. [CrossRef]
- Radisavljevic, B.; Radenovic, A.; Brivio, J.; Giacometti, V.; Kis, A. Single-layer MoS2 transistors. *Nat. Nanotechnol.* 2011, 6, 147–150. [CrossRef]
- 10. Liu, H.; Neal, A.T.; Du, Y.; Ye, P.D. Fundamentals in MoS2 transistors: Dielectric, scaling and metal contacts. *ECS Trans.* 2013, *58*, 203–208. [CrossRef]
- Cao, W.; Kang, J.; Liu, W.; Banerjee, K. A compact current-voltage model for 2D semiconductor based field-effect transistors considering interface traps, mobility degradation, and inefficient doping effect. *IEEE Trans. Electron. Devices* 2014, 61, 4282–4290. [CrossRef]
- 12. Wei, B.; Lu, C. Transition metal dichalcogenide MoS2 field-effect transistors for analog circuits: A simulation study. *Int. J. Electron. Commun.* **2018**, *88*, 110–119. [CrossRef]
- Zhang, M.; Chien, P.Y.; Woo, J.C.S. Comparative simulation study on MoS2 FET and CMOS transistor. In Proceedings of the IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference, S3S 2015, Sonoma Valley, CA, USA, 5–8 October 2015.
- 14. Pelagalli, N.; Laudadio, E.; Stipa, P.; Mencarelli, D.; Pierantoni, L. Efficient and versatile modeling of mono-and multi-layer MoS2 field effect transistor. *Electronics* **2020**, *9*, 1385. [CrossRef]
- 15. Arutchelvan, G.; Smets, Q.; Verreck, D.; Ahmed, Z.; Gaur, A.; Sutar, S.; Jussot, J.; Groven, B.; Heyns, M.; Lin, D.; et al. Impact of device scaling on the electrical properties of MoS2 field-effect transistors. *Sci. Rep.* **2021**, *11*, 6610. [CrossRef]
- 16. Datta, S. Nanoscale device modeling: The Green's function method. Superlattices Microstruct. 2000, 28, 253–278. [CrossRef]
- 17. Datta, S. Electrical resistance: An atomistic view. *Nanotechnology* **2004**, *15*, S433–S451. [CrossRef]
- 18. Datta, S. *Quantum Transport: Atom to Transistor;* Cambridge University Press: Cambridge, UK, 2005; pp. 1–404, ISBN 9780521631457.
- 19. Ren, Z.; Venugopal, R.; Goasguen, S.; Datta, S.; Lundstrom, M.S. nanoMOS 2.5: A two-dimensional simulator for quantum transport in double-gate MOSFETs. *IEEE Trans. Electron. Devices* 2003, *50*, 1914–1925. [CrossRef]
- Rahman, A.; Ghosh, A.; Lundstrom, M. Assessment of Ge n-MOSFETs by Quantum Simulation. In Proceedings of the IEEE International Electron Devices Meeting, Washington, DC, USA, 8–10 December 2003; pp. 471–474.
- 21. Damle, P.; Rakshit, T.; Paulsson, M.; Datta, S. Current-voltage characteristics of molecular conductors: Two versus three terminal. *IEEE Trans. Nanotechnol.* **2002**, *1*, 145–152. [CrossRef]
- 22. Nagel, J.R. Numerical solutions to poisson equations using the finite-difference method [Education Column]. *IEEE Antennas Propag. Mag.* 2014, *56*, 209–224. [CrossRef]
- Sridevi, R.; Pravin, J.C.; Babu, A.R.; Nirmal, D. Investigation of Quantum Confinement Effects on Molybdenum Disulfide (MoS2) Based Transistor Using Ritz Galerkin Finite Element Technique. *Silicon* 2021, 14, 2157–2163. [CrossRef]
- Jahangir, I.; Uddin, M.A.; Singh, A.K.; Koley, G.; Chandrashekhar, M.V.S. Richardson constant and electrostatics in transfer-free CVD grown few-layer MoS2/graphene barristor with Schottky barrier modulation > 0.6 eV. *Appl. Phys. Lett.* 2017, 111, 142101. [CrossRef]
- Yang, R.; Wang, Z.; Feng, P.X.L. Electrical breakdown of multilayer MoS2 field-effect transistors with thickness-dependent mobility. *Nanoscale* 2014, 6, 12383–12390. [CrossRef] [PubMed]
- Howell, S.L.; Jariwala, D.; Wu, C.C.; Chen, K.S.; Sangwan, V.K.; Kang, J.; Marks, T.J.; Hersam, M.C.; Lauhon, L.J. Investigation of Band-Offsets at Monolayer-Multilayer MoS2 Junctions by Scanning Photocurrent Microscopy. *Nano Lett.* 2015, 15, 2278–2284. [CrossRef] [PubMed]
- Aoyama, K. A Method for Extracting the Threshold Voltage of MOSFETs Based on Current Components. In Proceedings of the Simulation of Semiconductor Devices and Processes; Springer: Vienna, Austria, 1995; pp. 118–121.
- Rudenko, T.; Kilchytska, V.; Arshad, M.K.M.; Raskin, J.P.; Nazarov, A.; Flandre, D. On the MOSFET threshold voltage extraction by transconductance and transconductance-to-current ratio change methods: Part I-Effect of gate-voltage-dependent mobility. *IEEE Trans. Electron. Devices* 2011, 58, 4172–4179. [CrossRef]
- Loke, A.L.S.; Wu, Z.; Moallemi, R.; Cabler, C.D.; Lackey, C.O.; Wee, T.T.; Doyle, B.A.; Collins, F. Constant-Current Threshold Voltage Extraction in HSPICE for Nanoscale CMOS Analog Design. In Proceedings of the Synopsis Users Group (SNUG) Conference San Jose, Santa Clara, CA, USA, 29–31 March 2010; pp. 1–19.
- Si, M.; Su, C.J.; Jiang, C.; Conrad, N.J.; Zhou, H.; Maize, K.D.; Qiu, G.; Wu, C.T.; Shakouri, A.; Alam, M.A.; et al. Steep-slope hysteresis-free negative capacitance MoS2 transistors. *Nat. Nanotechnol.* 2018, 13, 24–28. [CrossRef]
- Sridevi, R.; Charles Pravin, J.; Ramesh Babu, A.; Ajayan, J. Lowering the Schottky Barrier Height by Titanium Contact for High-Drain Current in Mono-layer MoS2 Transistor. J. Electron. Mater. 2021, 50, 3295–3301. [CrossRef]
- Yu, T.; Lü, W.; Zhao, Z.; Si, P.; Zhang, K. Negative drain-induced barrier lowering and negative differential resistance effects in negative-capacitance transistors. *Microelectron. J.* 2021, 108, 104981. [CrossRef]
- 33. Dorkel, J.M. On electrical transport in non-isothermal semi-conductors. Solid State Electron. 1983, 26, 819–821. [CrossRef]
- 34. Hosseini, R.; Fathipour, M.; Faez, R. A comparative study of NEGF and DDMS models in the GAA silicon nanowire transistor. *Int. J. Electron.* **2012**, *99*, 1299–1307. [CrossRef]

- 35. Meneghetti, L.A.J.; Bruno-Alfonso, A. Thirteen-band tight-binding model for the MoS2 monolayer. *Mater. Res.* 2021, 24, 1–9. [CrossRef]
- 36. Zahid, F.; Liu, L.; Zhu, Y.; Wang, J.; Guo, H. A generic tight-binding model for monolayer, bilayer and bulk MoS 2. *AIP Adv.* 2013, *3*, 052111. [CrossRef]
- Wang, J. Device Physics and Simulation of Silicon Nanowire Transistors. Ph.D. Thesis, Purdue University, West Lafayette, IN, USA, 2005.
- Liu, B.; Abbas, A.; Zhou, C. Two-Dimensional Semiconductors: From Materials Preparation to Electronic Applications. *Adv. Electron. Mater.* 2017, 3, 1700045. [CrossRef]
- 39. Liu, H.; Neal, A.T.; Ye, P.D. Channel length scaling of MoS 2 MOSFETs. ACS Nano 2012, 6, 8563-8569. [CrossRef]

Disclaimer/Publisher's Note: The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of MDPI and/or the editor(s). MDPI and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content.