Article

# A Symmetric Sixth-Order Step-Up Converter with Asymmetric PWM Achieved with Small Energy Storage Components 

Iván Dueñas-García ${ }^{1}$, Julio C. Rosas-Caro ${ }^{1, *(\mathbb{D}}$, Hector R. Robles-Campos ${ }^{1}$, Johnny Posada ${ }^{2} \mathbb{D}$, Jesus E. Valdez-Resendiz ${ }^{3, *}{ }^{(\mathbb{D}}$, Antonio Valderrabano-Gonzalez ${ }^{1(\mathbb{D}}$, Hossam A. Gabbar ${ }^{4}{ }^{(D)}$ and Bhanu Babaiahgari ${ }^{5}$ (D)<br>1 Facultad de Ingeniería, Universidad Panamericana, Álvaro del Portillo 49, Zapopan 45010, Mexico; iduenas@up.edu.mx (I.D.-G.); hrobles@up.edu.mx (H.R.R.-C.); avalder@up.edu.mx (A.V.-G.)<br>2 Programa de Ingeniería Eléctrica, Grupo de Investigación en Energía, GIEN, Facultad de Ingeniería, Universidad Autónoma de Occidente, Cali 760001, Colombia; jposada@uao.edu.co<br>3 Tecnologico de Monterrey, Av. Eugenio Garza Sada 2501, Monterrey 64849, Mexico<br>4 Faculty of Engineering and Applied Science, Ontario Tech University, Oshawa, ON L1G 0C5, Canada; hossam.gaber@ontariotechu.ca<br>5 Department of Engineering, Pennsylvania State University, 76 University Drive, Hazleton, PA 18202, USA; bpb5682@psu.edu<br>* Correspondence: crosas@up.edu.mx (J.C.R.-C.); jesusvaldez@tec.mx (J.E.V.-R.)

Citation: Dueñas-García, I.; RosasCaro, J.C.; Robles-Campos, H.R.; Posada, J.; Valdez-Resendiz, J.E.; Valderrabano-Gonzalez, A.; Gabbar, H.A.; Babaiahgari, B. A Symmetric Sixth-Order Step-Up Converter with Asymmetric PWM Achieved with Small Energy Storage Components. Symmetry 2024, 16, 460. https:// doi.org/10.3390/sym16040460

Academic Editors: Kejun Li, Yongliang Liang and Zhijie Liu

Received: 15 February 2024
Revised: 26 March 2024
Accepted: 28 March 2024
Published: 10 April 2024


Copyright: © 2024 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (https:// creativecommons.org/licenses/by/ 4.0/).


#### Abstract

This research explores an improved operation of a recently studied converter, the so-called two-phase sixth-order boost converter (2P6OBC). The converter consists of a symmetric design of power stations followed by an LC filter; its improved operation incorporates an asymmetric pulse width modulation (PWM) scheme for transistor switching, sometimes known as an interleaved PWM approach. The new operation leads to improved performance for the 2P6OBC. Along with studying the 2P6OBC, one of the contributions of this research is providing design equations for the converter and comparing it versus the interleaved (or multiphase) boost converter, known for its competitiveness and advantages; the single-phase boost topology was also included in the comparison. The comparison consisted of a design scenario where all converters must achieve the same power conversion with an established maximum switching ripple, and then the stored energy in passive components is compared. Although the 2 P 6 OBC requires a greater number of components, the total amount of stored energy is smaller. It is known that the stored energy is related to the size of the passive components. Still, the article includes a discussion of this topic. The new operation of the converter offers more streamlined, cost-effective, and efficient alternatives for a range of applications within power electronics. The final design of the 2P6OBC required only $68 \%$ of the stored energy in inductors compared to the multiphase boost converter, and $60 \%$ of the stored energy in capacitors. This result is outstanding, considering that the multiphase boost converter is a very competitive topology. Experimental results are provided to validate the proposed concept.


Keywords: power electronics; power converter; PWM driven converter; non-isolated dc-dc converters; multiphase converter; dc-dc converter

## 1. Introduction

Currently, converters based on power electronics are ubiquitous components across various sectors, including but not limited to renewable energy sources, the aerospace sector, electric machine drives, the automotive sector, railway systems, and electrical substations [1-5]. The design of power converters, which incorporates both passive elements and control mechanisms, is being continuously refined and adapted for specific uses, a trend supported by numerous publications [3-5]. The progression in power electronics technology is being pushed forward with the introduction of power devices crafted by
modern semiconductors such as gallium nitride ( GaN ) and silicon carbide ( SiC ). Compared to conventional silicon-based power devices, these new materials enable more rapid switching and endure higher temperatures during their operation [6-8].

In the process of designing power converters, various critical factors need to be taken into account, among which power density stands out prominently. Defined as the ratio of the converter's power handling capability to its volume, measured in watts per cubic centimeter, power density is a crucial parameter. Alternatively, considering the converter's weight, we might evaluate the gravimetric power density, quantified as watts per kilogram. The significance of power density lies in its direct influence on the overall system's size [9-12].

Progress in the field of wide bandgap semiconductors is paving the way for enhanced power densities within conventional converter topologies. Additionally, an effective strategy for augmenting power density involves innovating new topologies that can process the same power levels with less stored energy, thereby achieving comparable levels of input and output current ripple, as seen in traditional configurations. Some of those configurations take advantage of the symmetry in topologies [13-16]

The energy storage within a converter predominantly occurs in its inductors and capacitors. Reducing this stored energy necessitates decreasing the inductance required by inductors or the capacitance needed by capacitors. However, reducing these parameters cannot be done without consideration, as it often increases the input current ripple or output voltage ripple [3]. Certainly, achieving optimal power density is feasible through the integration of low-energy storage topologies with wide bandgap semiconductors.

This research introduces an improved operation of a recently studied dc-dc nonisolated boost converter, the 2 P 6 OBC , which stands for a two-phase, sixth-order circuit. The topology was initially introduced in [15] with a single signal for PWM, what we can call symmetric PWM. The symmetry of two power stages followed by an LC filter demonstrated advantages against the traditional boost converter. In our study, preliminarily presented in [16], we applied an asymmetrical PWM, also called an interleaved PWM strategy, enhancing its operation and enabling the 2 P 6 OBC to deliver remarkable performance in terms of switching ripples vs. the stored energy in passive components. One of the contributions of this research is providing design equations to select passive components in the 2 P 6 OBC , and a comparative evaluation versus the multiphase boost converter. The comparative evaluation was focused on achieving similar performance metrics and switching ripple characteristics. Although the 2P6OBC integrates a greater number of passive components, it was observed that these components exhibit lower energy storage sizes. The addition of an extra inductor and capacitor within the 2 P 6 OBC architecture is offset by the reduced size of all components designed to store energy, facilitating advancements toward more streamlined, effective, and cost-efficient solutions in the realm of power electronics. The final design of the 2 P 6 OBC required only $68 \%$ of the stored energy in inductors compared to the multiphase boost converter, and $60 \%$ of the stored energy in capacitors. This result is outstanding, considering the multiphase boost converter is a very competitive topology. Experimental findings are presented to validate the proposed concept.

## 2. The Two-Phase Sixth-Order Boost Converter

Figure 1a depicts the conventional boost converter, whereas Figure 1b illustrates the multiphase (two-phase in this case) or interleaved boost converter (2P). The two-phase interleaved boost converter represents a third-order topology that can be expanded to $n$ phases. Its widespread adoption is attributed to benefits such as enhanced efficiency and increased power density. Unlike the conventional boost converter that employs a single inductor, the two-phase (2P) interleaved version necessitates an extra inductor. This addition allows for both inductors in the interleaved setup to be smaller than a single inductor used in the conventional boost configuration due to the reduced energy storage requirement in each inductor of the interleaved model.


Figure 1. (a) Traditional boost converter with a single inductor, (b) boost converter with two interleaved phases.

Figure 2 illustrates the converter under study, the 2P6OBC configuration, featuring three inductors (numbered $L_{1}$ to $L_{3}$ ), three capacitors (numbered $C_{1}$ to $C_{3}$ ), and four semiconductors. They can all be transistors (for example, MOSFETs), which we usually call synchronous rectification, or two transistors and two diodes. In Figure 2, the converter is drawn with two MOSFETs $\left(s_{1}, s_{2}\right)$ and two diodes $\left(s_{n 1}, s_{n 2}\right)$. The use of synchronous rectification enables bidirectional power flow. This innovative topology was first presented in [15], utilizing a singular signal for pulse-width modulation (PWM) (symmetric PWM).


Figure 2. The two-phase sixth-order converter under study.

### 2.1. The Previous Operation

The previous operation, presented in [15], consists of driving both transistors of the converter with the same switching function. The converter operates with a single PWM signal, as shown in Figure 3. A triangular signal $s_{t r}$ is compared against the duty cycle signal $D$. The comparison produces a switching function $s_{x}$, which drives both $s_{1}$ and $s_{2}$ transistors.

(a)

(b)

Figure 3. (a) Comparators utilized for the PWM configuration, (b) significant signals associated with the PWM configuration.

In continuous conduction mode (CCM), this leads to two possible equivalent circuits according to the switching state; see Figure 4. Current direction and voltage polarities follow the passive components' sign convention.

(a) $[0,0]$

(b) $[1,1]$

Figure 4. Equivalent circuit representations based on the switching states of the previous operation: (a) $[0,0],(b)[1,1]$.

### 2.2. The Previous Operation Mathematical Model

The previous operation converter's mathematical model was introduced in [15]. Still, we repeat it here for convenience and comparison purposes. With the description of the circuit and the equivalent circuits shown in Figure 4, the standard averaging technique can be used to write the mathematical model of the converter.

The equations from (1) to (6) constitute the average dynamic model of the converter.

$$
\begin{gather*}
L_{1}\left\langle\frac{d i_{L 1}}{d t}\right\rangle=v_{g}-(1-d) v_{C 1}  \tag{1}\\
L_{2}\left\langle\frac{d i_{L 2}}{d t}\right\rangle=v_{g}-(1-d) v_{\mathrm{C} 2}  \tag{2}\\
L_{3}\left\langle\frac{d i_{L 3}}{d t}\right\rangle=v_{g}+d\left(v_{\mathrm{C} 1}+v_{\mathrm{C} 2}\right)-v_{\mathrm{C} 3}  \tag{3}\\
C_{1}\left\langle\frac{d v_{\mathrm{C} 1}}{d t}\right\rangle=(1-d) i_{L 2}-d i_{L 3}  \tag{4}\\
C_{2}\left\langle\frac{d v_{\mathrm{C} 2}}{d t}\right\rangle=(1-d) i_{L 1}-d i_{L 3}  \tag{5}\\
C_{3}\left\langle\frac{d v_{\mathrm{C} 3}}{d t}\right\rangle=i_{L 3}-i_{o} \tag{6}
\end{gather*}
$$

Triangular parentheses indicate that Equations (1)-(6) do not deal with the instantaneous derivatives but with the average derivatives of those signals, which is one of the standard formats to indicate that [3]. Following this representation, capital letters are used to represent the equilibrium value of signals. Figure 5 shows the average dynamic model representation of Equations (1)-(6).

This model considers CCM operation. From (1) to (6), the equilibrium operation point can be determined. At steady state, the derivatives of the state variables equal zero. Therefore, by setting Equations (1)-(6) to zero and applying the small ripple approximation [3], the converter's equilibrium can be expressed with Equations (7)-(12).

$$
\begin{gather*}
V_{C 1}=\frac{1}{1-D} V_{g}  \tag{7}\\
V_{C 2}=\frac{1}{1-D} V_{g}  \tag{8}\\
V_{C 3}=V_{o}=\frac{1+D}{1-D} V_{g}  \tag{9}\\
I_{L 3}=I_{o}=\frac{V_{o}}{R}=\frac{V_{C 3}}{R}  \tag{10}\\
I_{L 2}=\frac{D}{1-D} I_{L 3}  \tag{11}\\
I_{L 1}=\frac{D}{1-D} I_{L 3} \tag{12}
\end{gather*}
$$



Figure 5. Circuital average dynamic model (1)-(6).

### 2.3. Selection of Passive Components

The passive components (inductors and capacitors) can be selected in the standard manner [3], with the design specifications as the maximum current ripple allowed in inductors, and the maximum voltage ripple allowed in capacitors. From the equivalent circuits shown in Figure 4, the inductance of all inductors can be chosen with the following Equations (13)-(15):

$$
\begin{align*}
L_{1} & =\frac{V_{g}}{2 \Delta i_{L 1}} D T_{S}  \tag{13}\\
L_{2} & =\frac{V_{g}}{2 \Delta i_{L 2}} D T_{S}  \tag{14}\\
L_{3} & =\frac{V_{g}}{\Delta i_{L 3}} D T_{S} \tag{15}
\end{align*}
$$

where $\Delta i_{L 1}, \Delta i_{L 2}$, and $\Delta i_{L 3}$ are the maximum current ripple allowed through each inductor $L_{1}, L_{2}$, and $L_{3}$, respectively.

In the case of capacitors, also from the equivalent circuits shown in Figure 4, the capacitance for all three capacitors can be calculated with the following Equations (16)-(18):

$$
\begin{align*}
C_{1} & =\frac{I_{o}}{2 \Delta v_{C 1}} D T_{S}  \tag{16}\\
C_{2} & =\frac{I_{o}}{2 \Delta v_{\mathrm{C} 2}} D T_{S}  \tag{17}\\
C_{3} & =\frac{\Delta i_{\mathrm{L} 3} T_{S}}{8 \Delta v_{\mathrm{C} 3}} \tag{18}
\end{align*}
$$

where $\Delta v_{C_{1}}, \Delta v_{\mathrm{C} 2}$, and $\Delta v_{\mathrm{C} 3}$ are the maximum allowed switching ripple in the voltage of capacitors $C_{1}$ to $C_{3}$, respectively.

## 3. The Proposed Operation with Asymmetric PWM

As previously highlighted, the 2P6OBC was initially presented in [15], utilizing a singular signal for switching operations. In the former operation [15], both transistors are synchronized to open and close together, employing the same pulse width modulation (PWM) technique, which indicates a shared duty cycle. The duty cycle, denoted as $d$ (or $D$ when constant), is determined by the duration that a transistor remains closed multiplied by the switching frequency $f_{S}$ (or, inversely, divided by the switching period $T_{S}$ ). The switching period, the inverse of the switching frequency, divides into two distinct phases: the duration the transistor is closed $\left(D T_{S}\right)$, and the duration it is open $\left((1-D) T_{S}\right)$. This proposed approach does not seek to modify the duty cycle of the converter, but rather to preserve a uniform duty cycle across transistors while introducing a unique switching rhythm.

The proposed asymmetric PWM operation, preliminarily introduced in [16], introduces the use of dual switching signals instead of a single one, a technique already implemented in the two-phase interleaved converter design. These dual switching signals, which maintain the same duty ratios, are orchestrated to be out of phase with each other by 180 degrees. This phase displacement is facilitated through the use of two triangular carrier signals, offset by $180^{\circ}$, and named $s_{1 t r}$ and $s_{2 t r}$. The switching signals are designated as $s_{1}$ and $s_{2}$. Two comparators are utilized to achieve this PWM scheme, as illustrated in Figure 6. The triangular carrier signals are set to an amplitude of one, resulting in a duty cycle represented by a dc signal that mirrors the intended duty ratio.

(a)

(b)

Figure 6. (a) Comparators utilized for the PWM configuration, (b) significant signals associated with the PWM configuration.

In the previously described operation mode, the converter was characterized by two equivalent circuits, and the functionality of these circuits was detailed in [15] using an averaging technique. For the current operation mode suggested, four potential combinations arise from the two switching signals [ $s_{1}, s_{2}$ ], attributable to their Boolean characteristics. These combinations can assume the values $[0,0],[0,1],[1,0]$, and $[1,1]$. Figure 7 displays the equivalent circuits for the converters that correspond to these combinations of switching signal states, or simply, the switching state.

The number of equivalent circuits increases from two to four. Nonetheless, only three equivalent circuits are active during operation, as can be observed from Figure 6. When the duty cycle $D$ exceeds 0.5 , the $[0,0]$ state does not manifest. Conversely, if the duty cycle is less than 0.5 , the $[1,1]$ state is omitted. Specifically, when $D=0.5$, neither the $[0,0]$ nor the $[1,1]$ states are utilized.

Although the interleaved PWM strategy does not modify the duty cycle of the transistors, the voltage across the inductors is determined by the state of their respective
transistors. This relationship is confirmed in Figure 7, where $v_{L 1}$ (the voltage in the inductor $L_{1}$ ) is $v_{g}$ when $s_{1}$ closes and changes to $v_{g}-v_{C 2}$ if $s_{1}$ opens, regardless of $s_{2}$ 's state. In a parallel manner, the voltage $v_{L 2}$ (across $\left.L_{2}\right)$ is $v_{g}$ if $s_{2}$ is closed but shifts to $v_{g}-v_{C 1}$ if $s_{2}$ opens, regardless of $s_{1}$ 's state.


Figure 7. Equivalent circuit representations based on the switching states of the new operation: (a) $[0,0],(b)[0,1],(c)[1,0],(d)[1,1]$.

A similar situation occurs with the capacitors. Their instantaneous current is influenced by the action of a single transistor (their respective transistor). Specifically, $i_{C 1}$ (which denotes the current across the capacitor $C_{1}$ ) is driven by the state of $s_{1}$, and the current $i_{C 2}$ (across $C_{2}$ ) is driven by the state of $s_{2}$. This is depicted in Figure 7, where $i_{C 1}$ equals $-i_{L 3}$ if $s_{1}$ closes and changes to $i_{L 1}$ if $s_{1}$ opens, regardless of $s_{2}$ 's state. Likewise, $i_{C 2}$ is $-i_{L 3}$ if $s_{2}$ closes and changes to $i_{L 2}$ if $s_{2}$ opens, regardless of $s_{1}$ 's state.

Creating a mathematical model for the converter becomes intricate if the transistors operate with varying duty cycles, a topic that may be explored in subsequent studies. For the current discussion, it is assumed that the transistors share an identical duty cycle, denoted by d . In this text, lowercase letters represent large signal variables, whereas uppercase letters are used for the dc (direct current) components of these large signals. Hence, $D$ represents the steady-state duty cycle (instead of $d$ ).

### 3.1. Detailed Explanation of the New Equivalent Circuits

Let us discuss in more detail the new equivalent circuits, since, in this case, the current and voltage paths may differ from the previous operation.

Figure 8 shows the state [0, 0], also shown in Figure 7a.


Figure 8. Equivalent circuit representation when the switching state is [0, 0].
The input current flows into the red node while all other currents proceed out. The current going through the capacitor $C_{2}$ is actually $i_{L 2}$, as can be seen in Figure 8, since they are in a series connection in this switching state. The inductor $L_{3}$ current ( $i_{L 3}$ ) flows into a
super node made by the capacitor $C_{3}$ and the load ( $R$ in this case). It is also indicated in the lower blue node, but in that case is flowing into the node, along with the other two inductor currents ( $i_{L 1}$ and $i_{L 2}$ ).

Figure 9 shows the state $[0,1]$, also shown in Figure 7b.


Figure 9. Equivalent circuit representation when the switching state is $[0,1]$.
As in Figure 8, the input current proceeds into the red node while all other currents flow out. The difference is that the current through $L_{3}$ is now going through the capacitor $C_{2}$. The inductor $L_{3}$ current $\left(i_{L 3}\right)$ goes into the output super node (the capacitor $C_{3}$ and the load), whose connection does not change, as happens to the buck or the Cuk converter.

Note that in Figure 9, the voltage across the inductor $L_{2}$ is positive. It is actually equal to $v_{g}$, while in Figure 8 , it is negative; it is equal to $v_{g}-v_{C 2}\left(v_{C 2}\right.$ is larger than $v_{g}$, according to Equation (8)). This means that when the converter operates as in Figure 9, the inductor current is rising, with a slope of $\left(v_{g}\right) / L_{2}$. On the other hand, when the converter operates as in Figure 8 , the inductor current is decreasing, with a slope of $\left(v_{g}-v_{C 2}\right) / L_{2}$. The voltage across the inductor is discontinuous with a type of rectangular waveform.

The inductor $L_{3}$ current $\left(i_{L 3}\right)$ is also indicated in the lower blue node, but in that chase is flowing into the node, along with the other two inductor currents ( $i_{L 1}$ and $i_{L 2}$ ).

Figure 10 shows the state [1, 0], also shown in Figure 7c.


Figure 10. Equivalent circuit representation when the switching state is $[1,0]$.
In the previous two switching states, the input current is flowing into the red node while all other currents are proceeding out. Notoriously, the input current is always the summation of the three inductor currents. This can also be noticed in Figure 10.

Figure 11 shows the state $[1,1]$, also shown in Figure 7d.


Figure 11. Equivalent circuit representation when the switching state is $[1,1]$.

The fact that the input current is always the sum of currents through all three inductors is an advantage, since the inductor's currents are continuous, and this fact ensures the input current is continuous all the time.

### 3.2. The Mathematical Model

With this understanding and through the use of the conventional averaging method, the averaged inductor voltage, along with the averaged capacitor current, can be expressed with Equations (19) through (22).

$$
\begin{align*}
& L_{1}\left\langle\frac{d i_{L 1}}{d t}\right\rangle=d\left(v_{g}\right)+(1-d)\left(v_{g}-v_{C 1}\right)  \tag{19}\\
& L_{2}\left\langle\frac{d i_{L 2}}{d t}\right\rangle=d\left(v_{g}\right)+(1-d)\left(v_{g}-v_{C 2}\right)  \tag{20}\\
& C_{1}\left\langle\frac{d v_{C 1}}{d t}\right\rangle=d\left(-i_{L 3}\right)+(1-d)\left(i_{L 1}\right)  \tag{21}\\
& C_{2}\left\langle\frac{d v_{C 2}}{d t}\right\rangle=d\left(-i_{L 3}\right)+(1-d)\left(i_{L 2}\right) \tag{22}
\end{align*}
$$

The third inductor $\left(L_{3}\right)$ averaged voltage depends on the operational mode; when the duty cycle exceeds 0.5 , the voltage spanning this inductor is delineated by Equation (23).

$$
\begin{equation*}
L_{3}\left\langle\frac{d i_{L 3}}{d t}\right\rangle=2(1-d)\left(v_{g}+v_{C}\right)+(2 d-1)\left(v_{g}+2 v_{C}\right)-v_{C 3} \tag{23}
\end{equation*}
$$

However, if the duty cycle falls below 0.5 , the inductors voltage is described by (24).

$$
\begin{equation*}
L_{3}\left\langle\frac{d i_{L 3}}{d t}\right\rangle=2(d)\left(v_{g}+v_{C}\right)-(2 d-1)\left(v_{g}\right)-v_{C 3} \tag{24}
\end{equation*}
$$

Significantly, when the duty cycle equals 0.5, Equations (23) and (24) yield identical outcomes. Nonetheless, through algebraic manipulation, it becomes evident that (23) and (24) are equivalent, ultimately converging to Equation (25).

$$
\begin{equation*}
L_{3}\left\langle\frac{d i_{L 3}}{d t}\right\rangle=v_{g} \frac{1+d}{1-d}-v_{\mathrm{C} 3} \tag{25}
\end{equation*}
$$

Ultimately, for the final energy storage component $C_{3}$, which experiences no pulsating current, its average current can be articulated as Equation (26).

$$
\begin{equation*}
C_{3}\left\langle\frac{d v_{C 3}}{d t}\right\rangle=i_{L 3}-i_{o u t}=i_{L 3}-\frac{v_{o u t}}{R} \tag{26}
\end{equation*}
$$

Subsequently, the comprehensive set of non-linear large-signal equations delineating the system's behavior, outlined in Equations (19)-(22) and (25)-(26), can be reformulated through algebraic simplifications, presented as Equations (27)-(32).

$$
\begin{align*}
L_{1}\left\langle\frac{d i_{L 1}}{d t}\right\rangle & =v_{g}-(1-d) v_{\mathrm{C} 1}  \tag{27}\\
L_{2}\left\langle\frac{d i_{L 2}}{d t}\right\rangle & =v_{g}-(1-d) v_{\mathrm{C} 2}  \tag{28}\\
C_{1}\left\langle\frac{d v_{\mathrm{C} 1}}{d t}\right\rangle & =(1-d) i_{L 1}-d i_{L 3}  \tag{29}\\
C_{2}\left\langle\frac{d v_{\mathrm{C} 2}}{d t}\right\rangle & =(1-d) i_{L 2}-d i_{L 3} \tag{30}
\end{align*}
$$

$$
\begin{gather*}
L_{3}\left\langle\frac{d i_{L 3}}{d t}\right\rangle=v_{g}+2(d-\alpha) v_{C}-v_{C 3}  \tag{31}\\
C_{3}\left\langle\frac{d v_{C 3}}{d t}\right\rangle=i_{L 3}-i_{\text {out }} \tag{32}
\end{gather*}
$$

Based on this mathematical framework, the equilibrium or steady-state conditions can be determined, and are represented by Equations (33)-(38).

$$
\begin{gather*}
V_{C 1}=\frac{V_{g}}{1-D}=V_{C}  \tag{33}\\
V_{C 2}=\frac{V_{g}}{1-D}=V_{C}  \tag{34}\\
I_{L 1}=\frac{D}{1-D} I_{\text {out }}=I_{L}  \tag{35}\\
I_{L 2}=\frac{D}{1-D} I_{o u t}=I_{L}  \tag{36}\\
V_{C 3}=\frac{1+D}{1-D} V_{g}  \tag{37}\\
I_{L 3}=I_{\text {out }} \tag{38}
\end{gather*}
$$

The voltage at the output port is equal to the one across capacitor $C_{3}$, denoted as $V_{C 3}$, while the output current $I_{\text {out }}=V_{\mathrm{C} 3} / R$; see Figure 2.

The converter's voltage gain, as discernible from Equation (37), surpasses those of both the boost and the multiphase boost for the same duty cycle. Furthermore, this gain remains consistent with the converter's previous operational performance.

### 3.3. Switching Ripple in Elements

The switching ripple affecting the majority of components can be approximated using the linear ripple model [3], with the exception of $C_{3}$, whose current is continuous (as in the buck or Cuk converter). The capacitance of the capacitors and the inductance of the inductors can be calculated through Equations (39)-(44).

$$
\begin{gather*}
L_{1}=\frac{V_{g}}{2 \Delta i_{L 1}} D T_{S}  \tag{39}\\
L_{2}=\frac{V_{g}}{2 \Delta i_{L 2}} D T_{S}  \tag{40}\\
C_{1}=\frac{I_{\text {uut }}}{2 \Delta v_{C 1}} D T_{S}  \tag{41}\\
C_{2}=\frac{I_{\text {out }}}{2 \Delta v_{\mathrm{C} 2}} D T_{S}  \tag{42}\\
L_{3}=\frac{V_{g}(1-2 D)}{2 \Delta i_{L 3}} 0.5 T_{S}  \tag{43}\\
C_{3}=\frac{\Delta i_{L 3} T_{S}}{8 \Delta v_{C 3}} \tag{44}
\end{gather*}
$$

Equation (44) highlights a benefit of the 2 P 6 OBC over the interleaved boost; in the multiphase boost, the capacitor is smaller compared to the standard (single phase) boost due to the cancellation among the current shape through the inductors, which leads to cancellation of switching ripple. However, in the 2 P6OBC, the required output capacitance is smaller due to the presence of a capacitor with a continuous current flow. This will be better appreciated in the comparative assessment in Section 4.

Within a dc-dc converter's various switching ripples, two are particularly significant from a power quality perspective and, thus, can be established as design constraints. These are the switching ripple in the input port and the voltage ripple at the output port.

The voltage ripple at the output port of the 2 P 6 OBC is determined using Equation (44) for both the original and the newly proposed operational methods. However, with identical parameters, it is anticipated that the new method will result in a reduced output voltage ripple. This expectation is due to $L_{3}$ experiencing a lesser current ripple in the proposed operation, a comparison that can be validated by juxtaposing Equation (43) with the formula for $\Delta i_{L 3}$ found in [15].

In the proposed operation, the switching ripple in the input port current can be articulated using Equation (45).

$$
\begin{equation*}
\Delta i_{g}=\frac{V_{g}}{L}(1-2 D) T_{S} \tag{45}
\end{equation*}
$$

Equation (45) assumes that all inductors ( $L_{1}$ to $L_{3}$ ) have equal inductance $L$, which is the approach used in this research.

This stands in contrast to the formula for the switching current ripple at the input port of the converter under the previous operation, repeated here for convenience as (46).

$$
\begin{equation*}
\Delta i_{g}=\frac{V_{g}}{2 L} D T_{S} \tag{46}
\end{equation*}
$$

## 4. Comparative Evaluation

This section compares converters tailored for a specific operation to achieve comparable signal parameters. The outcomes are readily replicable using circuit simulation software. The design involves a converter required to elevate $V_{g}=25 \mathrm{~V}$ up to $V_{\text {out }}=100 \mathrm{~V}$. The evaluation is conducted using an output load resistance of $R_{O}=150 \Omega$ and a switching frequency ( $f_{S W}$ ) set at 20 kHz .

The initial design utilizes the standard boost topology, with the selection of passive components illustrated in Figure 12. The chosen inductance for the inductor was $520 \mu \mathrm{H}$, while the capacitor's capacitance was set at $88 \mu \mathrm{~F}$. This configuration results in an input current ripple of 0.9 A , which constitutes approximately $33 \%$ of the dc current ( 2.66 A ). Although a smaller inductance could be selected, it would lead to a higher input current ripple. The inductor is capable of storing 3.3 mJ of energy. It is important to note that this inductance value was selected solely for the sake of comparison. The output voltage ripple is maintained at 0.14 V , considered minimal against the 100 V output, with the capacitor storing 441 mJ of energy.


Figure 12. A design with the traditional boost $(L=520 \mu \mathrm{H}, \mathrm{C}=80 \mu \mathrm{~F})$.
Proceeding to the interleaved boost topology for comparable performance (same switching ripple at the input current and output voltage as in Figure 12), it necessitates two equal inductors of $350 \mu \mathrm{H}$ and an output capacitor of $30 \mu \mathrm{~F}$. Logically, the current ripple at
the input port remains at 0.9 A , which is intentionally matched to the single-phase design for consistency in the input current ripple. At first glance, the need for two inductors may not seem advantageous, but they require less current drainage, diminishing their energy storage requirement. Essentially, the combined size of the two inductors depicted in Figure 13 is less than that of the solitary inductor shown in Figure 12.


Figure 13. The design solution with the interleaved boost topology features inductors of $350 \mu \mathrm{H}$ and a capacitor of $30 \mu \mathrm{~F}$.

An effective way to assess this is through the stored energy; with a peak current of 2.67 A in the inductors in Figure 13, their cumulative energy storage is 2.5 mJ , making these two inductors collectively smaller than the inductor in Figure 12.

The capacitor size is also reduced compared to the previous design. In this instance, the reduction in stored energy is more apparent, since the capacitors are rated for the same voltage. The voltage ripple at the output port is equivalent to that of the boost, being 0.14 V in this scenario, with the capacitor storing merely 150 mJ of energy.

Moving on to the 2P6OBC (see Figure 14), despite incorporating more passive components, the inductors are required to have a lower inductance value to maintain the same input current ripple as before. Here, they are specified at $275 \mu \mathrm{H}$, with a maximum current (peak) lower than in the previous configurations. Specifically, the peak currents for $L_{1}$ and $L_{2}$ are set at 2.36 A , while for $L_{3}$, it stands at 1.12 A. Collectively, these inductors store 1.7 mJ of energy, making their combined size smaller than the two inductors used in the two-phase interleaved converter.

The capacitors experience a significant reduction in size, with $C_{1}, C_{2}$, and $C_{3}$ each being $10 \mu \mathrm{~F}$. Capacitors $C_{1}$ and $C_{2}$ have a voltage rating of 63.5 V , whereas $C_{3}$ is rated for 100.14 V . Together, they store 90 mJ .


Figure 14. The studied converter with all inductors $L_{1}=L_{2}=L_{3}=275 \mu \mathrm{H}$ and all capacitors of the same capacitance. $C_{1}, C_{2}$, and $C_{3}$ are each $10 \mu \mathrm{~F}$.

The semiconductor components (diodes and transistors) utilized in both boost (standard and multiphase) topologies must handle a voltage of 100 V , while those employed
in the suggested converter are specified for a lower voltage of 63.5 V . Comparing the suggested converter to the multiphase topology is considered appropriate, since they utilize an identical number of semiconductor elements. Nonetheless, the advantage of the 2P6OBC lies in its capacity to manage lesser currents (directly related to the currents through the inductors) and its specification for a reduced voltage level.

The comparison can be readily verified using any circuit simulation software. In this study, simulation outcomes obtained with Synopsys Saber software are presented. The results may vary across different simulators due to distinct simulation parameters, yet it has been ensured that the converters exhibit comparable operation.

## 5. Simulation Results

This section details the simulation outcomes for the three converters, which were conducted using Synopsys Saber. Figure 15 displays the schematic diagram of the traditional boost converter together with its PWM scheme.


Figure 15. Schematic diagram of the traditional boost converter used for simulation purposes.
Both the single-phase and the multiphase boost necessitate a duty Dario $D=0.75$ to attain the required voltage gain; in contrast, the 2 P 6 OBC operates with a duty cycle of 0.6 . The semiconductors are fabricated using a power semiconductor device. The resistance of the load was set at $150 \Omega$. Positioned at the input is a block designated for current measurement.

Figure 16 depicts the schematic for the multiphase boost topology together with its PWM scheme. Both boost topologies (standard and multiphase) necessitated a duty ratio of 0.75 to reach the targeted voltage gain. The power semiconductors were simulated using the "power semiconductor" component of the software Synopsys Saber. The PWM configuration employs a singular duty cycle alongside two signals of triangular shape carriers, with each carrier linked to an individual ideal comparator, which produces the PWM signal, followed by a digital inverter, which produces the complementary PSM signal and controls the corresponding complementary switch.


Figure 16. Cont.


Figure 16. Schematic diagram of the traditional boost converter used for simulation purposes.
Figure 17 illustrates the 2P6OBC, which utilizes a PWM scheme similar to that of the two-phase interleaved boost. The primary distinction lies in the 2P6OBC's need for a duty cycle of 0.6 to attain the specified voltage gain.


Figure 17. Schematic diagram of the 2P6OBC converter used for simulation.
Figure 18 presents a detailed view of the input current for the three converters. The orange triangular waveforms, with a lower frequency of 20 kHz , pertain to the traditional boost converter. In black, with a frequency of 40 kHz , the triangular shape of the current waveform is associated with the multiphase boost topology. Lastly, in blue color, the waveform represents the input current of the 2 P 6 OBC . It is evident that all simulated converters exhibit comparable input currents, as indicated by the measurements.

The blue signal in Figure 18 highlights the input current ripple for the 2P6OBC. All of the converters have the same output voltage level.


Figure 18. Input current ripple comparison for all three converters.

## Dynamic Response under Disturbances

This subsection presents some open loop dynamic signals of the three converters, in which it is possible to observe another advantage of the stored energy reduction: the perturbations are much smaller, which allows the use of simple controllers with acceptable performance. The performed simulations include the element losses.

Figure 19 shows the output voltage response to a change in the load; all converters operate with the parameters used in the comparative evaluation; the load changes suddenly from $150 \Omega$ to $75 \Omega$ when the time $t=100 \mathrm{mS}$. Signals are shown with the same scale in voltage and time.


Figure 19. Output voltage dynamic responses to changes in the load from $150 \Omega$ to $75 \Omega$.
Figure 20 shows the input current response to the change in the load; all converters operate with the parameters used in the comparative evaluation; the load changes suddenly from $150 \Omega$ to $75 \Omega$ when the time $t=100 \mathrm{mS}$. Signals are shown with the same scale in voltage and time. The switching ripple makes the signals appear thicker.


Figure 20. Input current dynamic responses to changes in the load from $150 \Omega$ to $75 \Omega$.

## 6. Experimental Results

This section details the experimental outcomes for the 2 P 6 OBC , conducted under the same parameters as those used in the simulation results, as depicted in Figure 14. The findings showcased validate the practicality and functionality of the 2P6OBC under the proposed operation.

The experimental prototype was based on a commercial half-bridge module (Digikey part number TDHB-65H070L-DC-ND); two modules were used in the prototype. Table 1 shows the details of semiconductor devices, gate-driving circuits, and passive components.

Table 1. Devices, gate driving circuits, and passive components.

| Devices | Info |
| :---: | :---: |
| Semiconductor devices | TP65H070L GaN FET Transistors |
| Gate driver circuit | SI8230BB-D-IS1 |
| Inductors $L_{1}, L_{2}$, and $L_{3}$ | $275 \mu \mathrm{H}$ |
| Capacitors $C_{1}, C_{2}$, and $C_{3}$ | $10 \mu \mathrm{~F} 250$ V Film Caps (493-13827-ND) |

Waveforms were captured with a Keysight oscilloscope DSO-X 2024A. To capture voltage signals, Tektronix P5200A voltage probes were used (along with the oscilloscope),
and to capture the current signals, Tektronix TCP305A current probes were used along with a Tektronix TCPA300 amplifier.

Figure 21 displays several significant waveforms from the operation. In pink, the voltage across transistor $s_{1}$ is visible, scaled at $20 \mathrm{~V} /$ div. This signal correlates with the switching signal, albeit appearing inversely; the transistor's voltage approaches zero when the firing signal activates, and the transistors obstruct the capacitors' voltage while open. Consequently, $s_{1}$ 's peak voltage is anticipated to approximate 63.5 V , as referenced in Figure 21. Displayed in mustard, the inductor current $i_{L 1}$ is measured at $1 \mathrm{~A} / \mathrm{div}$. The input current, depicted in green, also registers at $1 \mathrm{~A} / \mathrm{div}$, while the output voltage, illustrated in blue, is gauged at $20 \mathrm{~V} / \mathrm{div}$.


Figure 21. The voltage across the switch s1 (pink), the inductor current (mustard color), current at the input port (green), and voltage at the output pot (blue), with $D=0.6$.

The outcomes align with the anticipations set by the analysis and simulations. Figure 22 displays analogous results for when $D=0.55$.


Figure 22. The voltage across the switch s1 (pink), the inductor current (mustard color), current at the input port (green), and voltage at the output pot (blue), with $D=0.55$.

Lastly, Figure 23 illustrates comparable outcomes for when $D=0.45$.


Figure 23. The voltage across the switch s1 (pink), the inductor current (mustard color), current at the input port (green), and voltage at the output pot (blue), with $D=0.45$.

### 6.1. Power Loss Calculations

In this subsection, we present the equations necessary to calculate the power losses in each element of the converter using one of the most standard approximations.

To review, we know the new steady values from Equations (7) to (12), $V_{C 1}, V_{C 2}, V_{C 3}$, $I_{L 1}, I_{L 2}$, and $I_{L 3}$. We also can calculate the switching ripples in each state variable from Equations (13) to (18); those values are $\Delta v_{C 1}, \Delta v_{C 2}, \Delta v_{C 3}, \Delta i_{L 1}, \Delta i_{L 2}$, and $\Delta i_{L 3}$. We will use those values for the loss calculations. We will also use the RMS formulas provided in Appendix A in [3] and the most standard approximation to calculate power losses in dc-dc converters.

The inductor losses can be approximated as the square of the RMS current multiplied by their equivalent series resistance (ESR). In this converter, inductors drain a current, which is a dc value plus a linear ripple. Then, the RMS currents passing through inductors $L_{1}, L_{2}$, and $L_{3}$ can be calculated with Equations (47)-(49), respectively.

$$
\begin{align*}
& I_{R M S-L 1}=I_{L 1} \sqrt{1+\frac{1}{3}\left(\frac{\Delta i_{L 1}}{I_{L 1}}\right)^{2}}  \tag{47}\\
& I_{R M S-L 2}=I_{L 2} \sqrt{1+\frac{1}{3}\left(\frac{\Delta i_{L 2}}{I_{L 2}}\right)^{2}}  \tag{48}\\
& I_{R M S-L 3}=I_{L 3} \sqrt{1+\frac{1}{3}\left(\frac{\Delta i_{L 3}}{I_{L 3}}\right)^{2}} \tag{49}
\end{align*}
$$

The capacitor's losses are typically small compared to the losses in inductors and transistors, yet they can still be determined by multiplying their RMS current by their equivalent series resistance (ESR). In the capacitors $C_{1}$ and $C_{2}$ of the 2 P 6 OBC , the current is pulsating; it features a kind of trapezoidal shape in both semi-cycles of the switching cycle. However, the current producing the trapezoidal shape corresponds to a different inductor. For example, $C_{1}$ drains the current through $L_{1}$ when its transistor $s_{1}$ is closed, but it drains the current through $L_{1}$ when the switch $s_{1}$ is open.

We may trade the waveform as a general piecewise periodic waveform with two trapezoidal segments; the RMS current through capacitors $C_{1}$ and $C_{2}$ can be calculated with (50) and (51), respectively.

$$
I_{R M S-C 1}=\sqrt{\begin{array}{l}
D \frac{1}{3}\left(\left(I_{L 3}+\Delta i_{L 3}\right)^{2}+\left(I_{L 3}+\Delta i_{L 3}\right)\left(I_{L 3}-\Delta i_{L 3}\right)+\left(I_{L 3}-\Delta i_{L 3}\right)^{2}\right)  \tag{50}\\
+(1-D) \frac{1}{3}\left(\left(I_{L 1}+\Delta i_{L 1}\right)^{2}+\left(I_{L 1}+\Delta i_{L 1}\right)\left(I_{L 1}-\Delta i_{L 1}\right)+\left(I_{L 1}-\Delta i_{L 1}\right)^{2}\right)
\end{array}}
$$

The capacitor $C_{3}$ has a continuous current, which is actually the current ripple through $L_{3}$. This is a standard consideration for capacitors with continuous current. It considers the capacitance is chosen to have a very small voltage ripple, which allows the load to drain a dc current, and, in this case, the current ripple is absorbed by the capacitor. This is also a worst-case consideration, since part of the ripple may be drained by the load. The worst case is when the capacitor absorbs all of the ripple; its current may be traded as a triangular waveform, the RMS value of which can be calculated as (52).

$$
\begin{equation*}
I_{R M S-C 3}=\frac{\Delta i_{L 3}}{\sqrt{3}} \tag{52}
\end{equation*}
$$

Transistors have two kinds of losses. The conduction losses, which, in the case of MOSFETs, can also be calculated with their RMS current (square) times their on-resistance. In the case of IGBTs, the losses are calculated as the average current times the on-voltage drop of the IGBT. In this case, MOSFETs were used, whose currents can be calculated as (53) and (54).

$$
\begin{align*}
& I_{R M S-S 1}=I_{L 1} \sqrt{D} \sqrt{1+\frac{1}{3}\left(\frac{\Delta i_{L 1}}{I_{L 1}}\right)^{2}}  \tag{53}\\
& I_{R M S-S 2}=I_{L 2} \sqrt{D} \sqrt{1+\frac{1}{3}\left(\frac{\Delta i_{L 2}}{I_{L 2}}\right)^{2}} \tag{54}
\end{align*}
$$

The second kind of loss in transistors is switching losses; in this case, both $s_{1}$ and $s_{2}$ have switching losses (not all transistors in the converter have switching losses, but in this case, they both do), in both the turn-on and the turn-off transitions; their switching losses can be estimated with triangular approximation, as follows:

$$
\begin{align*}
& s_{1-s w L o s s}=0.5 \Delta t_{o f f}\left(I_{L 1}+\Delta i_{L 1}\right)\left(V_{C 1}-\Delta v_{C 1}\right) f_{S} \ldots  \tag{55}\\
& +0.5 \Delta t_{o n}\left(I_{L 1}-\Delta i_{L 1}\right)\left(V_{C 1}+\Delta v_{C 1}\right) f_{S} \\
& s_{2-s w L o s s}=0.5 \Delta t_{o f f}\left(I_{L 2}+\Delta i_{L 2}\right)\left(V_{C 2}-\Delta v_{C 2}\right) f_{S} \ldots \\
& +0.5 \Delta t_{o n}\left(I_{L 2}-\Delta i_{L 2}\right)\left(V_{C 2}+\Delta v_{C 2}\right) f_{S} \tag{56}
\end{align*}
$$

where $f_{S}$ is the transistor switching frequency. Each transistor's loss is the sum of its conduction and switching losses.

Finally, the diodes have conduction losses, which can be approximated as their onvoltage drop multiplied by the average current they drain when they are closed times the time they are conducting (in average).

$$
\begin{align*}
& s_{1 n-\text { Loss }}=s_{1 n-V o n}(1-D)\left(I_{L 1}+I_{L 3}\right)  \tag{57}\\
& s_{2 n-\text { Loss }}=s_{2 n-V o n}(1-D)\left(I_{L 2}+I_{L 3}\right) \tag{58}
\end{align*}
$$

### 6.2. Efficiency Results and Comparison Summary

In this subsection, we present an efficiency calculation for the three converters compared in Section 4. Table 2 presents a table of the parameters used for the comparison and calculations. The evaluation was performed with an input voltage of $V_{g}=25 \mathrm{~V}$, an output voltage of $V o=100 \mathrm{~V}$, and a range of power from 5 W to 200 W . The parameters were estimated according to their characteristics, similar to commercial devices.

The maximum current through inductors was calculated for an output power of 200 W , unless the design constraints were given for a smaller output power (in Section 4). Basically,
all converters comply with the design constraints, but the inductors are selected to support the maximum output power.

The parameter for transistors was all considered equal, with an on-resistance of $85 \mathrm{~m} \Omega$ and a transition time of $0.5 \mu \mathrm{~S}$, which is conservative.

Table 2. Parameters used for the power loss estimation.

| Devices | Info |
| :---: | :---: |
| Traditional Boost Inductor | $L=520 \mu \mathrm{H} @ 8.9 \mathrm{~A}, E S R=120 \mathrm{~m} \Omega$ |
| Traditional Boost Capacitor | $\mathrm{C}=88 \mu \mathrm{~F}, E S R=2 \mathrm{~m} \Omega$ |
| Interleaved Boost Inductors | $L_{1}=L_{2}=350 \mu \mathrm{H} @ 5.34 \mathrm{~A}, E S R=80 \mathrm{~m} \Omega$ |
| Interleaved Boost Capacitor | $\mathrm{C}=30 \mu \mathrm{~F}, E S R=1.5 \mathrm{~m} \Omega$ |
| 2P6OBC Inductors | $L_{1}=L_{2}=275 \mu \mathrm{H} @ 4.36 \mathrm{~A}, E S R=60 \mathrm{~m} \Omega$ |
| 2P6OBC Capacitors | $L_{3}=275 \mu \mathrm{H} @ 1.55 \mathrm{~A}, E S R=40 \mathrm{~m} \Omega$ |
|  | $L_{1}=L_{2}=L_{3}=10 \mu \mathrm{~F}, E S R=5 \mathrm{~m} \Omega$ |

Inductor currents were calculated for an output power of 200 W .

Figure 24 shows the power loss estimation for the range of power from 5 W to 200 W . The traditional boost converter has better efficiency for lower powers; for higher powers, the interleaved boost and the 2P6OBC designs are dominant. The reduction in the current across inductors in the interleaved boost converter can explain the efficiency improvement, and the further reduction in the current across inductors in the 2 P 6 OBC (for the same output power point) can explain the efficiency improvement. The reduction in current through inductors also impacts the current through transistors.


Figure 24. Efficiencies calculated for the three compared topologies.
Table 3 shows a final comparison with the information discussed in Sections 4 and 6, as a final summary of the comparison evaluation.

Table 3. Summary of the comparative evaluation among topologies.

|  | Traditional <br> Boost | Interleaved <br> (2-Phases) Boost | 2P6OBC |
| :---: | :---: | :---: | :---: |
| Number of Semiconductors | 2 | 4 | 4 |
| Number of Inductors | 1 | 2 | 3 |
| Number of Capacitors | 1 | 1 | 3 |
| Stored energy in Inductors | 3.3 mJ | 2.5 mJ | 1.7 mJ |
| Stored energy in Capacitors | 441 mJ | 150 mJ | 90 mJ |
| Peak Efficiency | $94.24 \%$ | $93.88 \%$ | $94.92 \%$ |

We can conclude the 2 P 6 OBC has better performance, with the only disadvantage being that it requires more components; still, its components are smaller. The 2P6OBC under the studied operation requires two firing signals, which increases the complexity of the PWM scheme compared to the traditional boost converter, but it represents the same complexity compared to the two-phase boost converter; another disadvantage is that the PCB design may be more complex due to the larger number of nodes in the circuit.

## 7. Conclusions

This research introduces an enhancement to the recently explored dc-dc non-isolated boost converter architecture named 2P6OBC. It investigated the application of an interleaved pulse width modulation strategy, leading to the 2 P 6 OBC 's exceptional performance. The 2P6OBC was benchmarked against the highly regarded and competitive multiphase boost converter in a design comparison focusing on similar performance levels and comparable switching ripple effects. This comparison was extended to include the traditional boost converter as well. Although the 2 P 6 OBC configuration incorporates a greater number of passive components, basically three inductors and three capacitors, the design reveals that these components together store less energy than the single inductor and capacitor of the traditional boost, as well as the two inductors and the capacitor in the multiphase boost. This is similar to the multiphase boost in which the increase in the number of components actually leads to a reduction in size and an increase in efficiency. Finally, the 2 P 6 OBC showed a smaller stored energy and a better peak efficiency. The 2 P 6 OBC required 1.7 mJ of energy stored in inductors against 2.5 mJ in the multiphase boost and 3.3 mJ in the traditional boost. In terms of stored energy in capacitors, the 2 P 6 OBC required 90 mJ of energy stored in inductors against 150 mJ in the multiphase boost and 441 mJ in the traditional boost, all for the same switching ripples in the input current and output voltage. Finally, the power loss estimation showed that the 2P6OBC has a peak efficiency of $94.92 \%$, versus $93.88 \%$ for the multiphase boost, and $94.24 \%$ for the traditional boost. The addition of an extra inductor and capacitor to the 2 P 6 OBC setup is offset by the reduction in size of all components designed to store energy. Such progress offers more streamlined, costeffective, and efficient alternatives for a broad spectrum of power electronics applications. Experimental findings were presented to validate the proposed concept.

Author Contributions: Authors I.D.-G., J.C.R.-C. and J.E.V.-R. contributed to the conceptualization of the article; H.R.R.-C. and J.P. contributed to the methodology and validation; A.V.-G. and H.A.G. contributed with the software; I.D.-G. and B.B. contributed with the formal analysis; I.D.-G. and J.C.R.-C. wrote the draft and prepared the manuscript. All authors have read and agreed to the published version of the manuscript.

Funding: The authors would like to thank the funding received from Universidad Panamericana through the project UP-CI-2023-GDL-09-ING Topología de convertidores multipulso con inyección vía punto neutro como interfaz para recursos de energía distribuida, as well as the Tecnologico de Monterrey, and CONAHCYT through project CF-2023-G-1344 Desarrollo de nuevos enfoques para análisis, modelado y control de convertidores electrónicos.

Data Availability Statement: Data are contained within the article.
Acknowledgments: The authors would like to thank Universidad Panamericana in Mexico, Universidad Autónoma de Occidente in Colombia, Ontario Tech University in Canada, and Pennsylvania State University in the USA.

Conflicts of Interest: The authors declare no conflicts of interest.

## References

1. Rashid, M.H. Power Electronics: Circuits, Devices, and Applications, 3rd ed.; Pearson Education: Hoboken, NJ, USA, 2009; pp. 289-292.
2. Mohan, N.; Undeland, T.M.; Robbins, W.P. Power Electronics in Converters, Applications, and Design, 3rd ed.; Whiley: Hoboken, NJ, USA, 2002.
3. Erickson, R.W.; Maksimovic, D. Fundamentals of Power Electronics, 3rd ed.; Springer: New York, NY, USA, 2020.
4. Zhou, Y.; Zhao, J.; Wu, Z. A Review of Symmetry-Based Open-Circuit Fault Diagnostic Methods for Power Converters. Symmetry 2024, 16, 204. [CrossRef]
5. Hinov, N. An Innovative Design Approach for Resonant DC/AC Converters, Based on Symmetry in Their Operating Modes. Symmetry 2023, 15, 1864. [CrossRef]
6. Ortiz-Gonzalez, J.; Wu, R.; Jahdi, S.; Alatise, O. Performance and reliability review of 650 V and 900 V silicon and SiC devices: MOSFETs, cascode JFETs and IGBTs. IEEE Trans. Ind. Electron. 2020, 67, 7385-7395.
7. Luo, Y.; Tang, X.; Sun, S.; Liu, J.; Yang, W.; Sun, Y. A Hierarchical Driving Control Strategy Applied to Parallel SiC MOSFETs. Electronics 2024, 13, 70. [CrossRef]
8. Ortíz-Marín, J.; Gallo-Reyes, D.; Ruiz-Robles, D.; Venegas-Rebollar, V. Analyzing Power Losses and Performance of an Isolated DC-DC Converter for Renewable Energies Systems. Electronics 2023, 12, 1110. [CrossRef]
9. Karthikeyan, B.; Ramasamy, P.; Pandi Maharajan, M.; Padmamalini, N.; Sivakumar, J.; Choudhury, S.; Savari, G.F. The Optimization of PEM Fuel-Cell Operating Parameters with the Design of a Multiport High-Gain DC-DC Converter for Hybrid Electric Vehicle Application. Sustainability 2024, 16, 872. [CrossRef]
10. Ramírez-Murillo, H.; Restrepo, C.; Konjedic, T.; Calvente, J.; Romero, A.; Baier, C.R.; Giral, R. An Efficiency Comparison of Fuel-Cell Hybrid Systems Based on the Versatile Buck-Boost Converter. IEEE Trans. Power Electron. 2018, 33, 1237-1246. [CrossRef]
11. Son, W.-J.; Lee, B.K. Design and Analysis of High Power Density On-Board Charger with Active Power Decoupling Circuit for Electric Vehicles. Energies 2023, 16, 7450. [CrossRef]
12. Kołek, J.; Hołub, M. Practical Design of a High-Voltage Pulsed Power Supply Implementing SiC Technology for Atmospheric Pressure Plasma Reactors. Appl. Sci. 2019, 9, 1451. [CrossRef]
13. Yin, S.; Tseng, K.J.; Tong, C.F.; Simanjorang, R.; Liu, Y.; Nawawi, A.; Gupta, A.K. Evaluation of Power Loss and Efficiency for 50 kW SiC High Power Density Converter. In Proceedings of the Asian Conference Energy, Power Transportation Electrification (ACEPT), Singapore, 25-27 October 2016; pp. 1-6.
14. Rodríguez Licea, M.A. Polytopic Robust Stability for a Dual-Capacitor Boost Converter in Symmetric and Non-Symmetric Configurations. Symmetry 2022, 14, 2331. [CrossRef]
15. Robles-Campos, H.R.; Valderrabano-Gonzalez, A.; Rosas-Caro, J.C.; Gabbar, H.A.; Babaiahgari, B. Double Dual High Step-Up Power Converter with Reduced Stored Energy. Energies 2023, 16, 3194. [CrossRef]
16. Rosas-Caro, J.C.; Dueñas-García, I.; Robles-Campos, H.R.; Posada, J. A Two-Phase Sixth-Order Boots Converter with Small Passive Components. In Proceedings of the 2023 IEEE Workshop on Power Electronics and Power Quality Applications (PEPQA), Cali, Colombia, 5-6 October 2023.

Disclaimer/Publisher's Note: The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of MDPI and/or the editor(s). MDPI and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content.

