

Article

# Comparison of Temperature Dependent Carrier Transport in FinFET and Gate-All-Around Nanowire FET

Soohyun Kim<sup>1,2</sup>, Jungchun Kim<sup>2</sup>, Doyoung Jang<sup>1</sup>, Romain Ritzenthaler<sup>1</sup>, Bertrand Parvais<sup>1,3</sup>, Jerome Mitard<sup>1</sup>, Hans Mertens<sup>1</sup>, Thomas Chiarella<sup>1</sup>, Naoto Horiguchi<sup>1</sup> and Jae Woo Lee<sup>2,\*</sup>

- <sup>1</sup> IMEC, Kapeldreef 75, 3001 Leuven, Belgium; tn5227@korea.ac.kr (S.K.); Doyoung.Jang@imec.be (D.J.); Romain.Ritzenthaler@imec.be (R.R.); Bertrand.Parvais@imec.be (B.P.); Jerome.Mitard@imec.be (J.M.); Hans.Mertens@imec.be (H.M.); Thomas.Chiarella@imec.be (T.C.); Naoto.Horiguchi@imec.be (N.H.)
- <sup>2</sup> ICT Convergence Technology for Health & Safety and Department of Electronics and Information Engineering, Korea University, Sejong-ro, Sejong 2511, Korea; jungchun94@korea.ac.kr
- <sup>3</sup> Department ETRO, Vrije Universiteit Brussels (VUB), 1050 Brussels, Belgium
- \* Correspondence: orion627@korea.ac.kr

Received: 3 April 2020; Accepted: 18 April 2020; Published: 24 April 2020



**Abstract:** The temperature dependent carrier transport characteristics of n-type gate-all-around nanowire field effect transistors (GAA NW-FET) on bulk silicon are experimentally compared to bulk fin field effect transistors (FinFET) over a wide range of temperatures (25–125 °C). A similar temperature dependence of threshold voltage ( $V_{TH}$ ) and subthreshold swing (*SS*) is observed for both devices. However, effective mobility ( $\mu_{eff}$ ) shows significant differences of temperature dependence between GAA NW-FET and FinFET at a high gate effective field. At weak  $N_{inv}$  (= 5 × 10<sup>12</sup> cm<sup>2</sup>/V·s), both GAA NW-FET and FinFET are mainly limited by phonon scattering in  $\mu_{eff}$ . On the other hand, at strong  $N_{inv}$  (= 1.5 × 10<sup>13</sup> cm<sup>2</sup>/V·s), GAA NW-FET shows 10 times higher  $d\mu_{eff}/dT$  and 1.6 times smaller mobility degradation coefficient ( $\alpha$ ) than FinFET. GAA NW-FET is less limited by surface roughness scattering, but FinFET is relatively more limited by surface roughness scattering in carrier transport.

**Keywords:** GAA NW-FET; FinFET; temperature dependence; effective mobility; surface roughness scattering

#### 1. Introduction

For several years, fin field effect transistors (FinFETs) have been used industry to continue CMOS down-scaling. However, as FinFETs also have been look forward to being further scaled, critical issues such as drain-induced barrier lowering, threshold voltage ( $V_{TH}$ ) roll-off and parasitic resistance occur, etc. [1]. In order to alleviate these issues, the gate-all-around nanowire field effect transistors (GAA NW-FEsT) have been recently proposed as a promising device to replace FinFETs, due to their superior gate control [2,3]. The better electrostatic gate control provided by the surrounding gate enables a more aggressive gate length scaling than FinFETs [4–6]. However, advanced fabrication technologies remain challenging, e.g., the GAA structure formation [7] and doping process [8] to restrain a naturally formed parasitic channel based on bulk FinFETs. Such device fabrication directly affects key device parameters ( $V_{TH}$ , subthreshold swing (SS) and effective mobility ( $\mu_{eff}$ ), etc.). Furthermore, the electrical characteristics of semiconductors such as band gap [9], carrier density [10], mobility [11], velocity saturation [12],  $V_{TH}$  [13], and leakage current [14] depend strongly on the temperature resulting in a change of circuit performance as a function of the operating temperature. Therefore, it is important to explore the possible degradation at a high temperature which might lead to performance degradation



in a hot temperature corner. It is helpful to understand and to model the temperature dependence of GAA devices to enable the design of circuits in this technology.

In this study, we investigated the high temperature characteristics of vertical 2-stacked n-channel metal oxide semiconductor (NMOS) GAA NW-FETs and FinFETs in order to understand the potential differences between the two devices.

#### 2. Materials and Methods

The cross-sectional transmission electron microscopy (TEM) images [8,15] of the devices under test are shown in Figure 1. Both GAA NW-FETs and FinFETs were fabricated using the high-k replacement metal gate (HK-RMG) process [7,16,17]. The diameter of nanowire ( $D_{nw}$ ) is 8 nm for GAA NW-FETs. In the case of FinFETs, the fin width ( $W_{fin}$ ) is 5 nm and the fin height ( $H_{fin}$ ) was 26 nm.



**Figure 1.** TEM cross-sectional images of NMOS: (a) gate-all-around nanowire field effect transistors (GAA NW-FETs); and (b) fin field effect transistors (FinFETs). Two nanowires are stacked in GAA NW-FETs.

Both GAA NW-FETs and FinFETs were fabricated based on a conventional bulk FinFETs process flow [15] with the following particularities in the case of GAA NW-FETs, as shown in Figure 2. First, in order to suppress the short channel effect, a ground plane (GP) isolation implant was used [8]. Implanted boron reduced the punch through via a parasitic channel underneath the bottom of the nanowire so that it improves the gate control in the subthreshold region. The second difference is the channel formation process. For fin formation on both devices, a self-aligned double patterning (SADP) process is conducted using SiN spacers while maintaining uniform shallow trench isolation (STI) filling. To make nanowires, SiGe/Si/SiGe/Si epitaxial layers were grown before the SADP process, and the sacrificial SiGe layer was removed with the vapor HCl etch process before the HK-RMG process. Furthermore, the temperature of the STI densification step was reduced from 1050 to 750 °C to avoid SiGe/Si intermixing and a consequent loss of nanowire shape controllability [18]. In this study, gate lengths  $L_G = 30$  nm and 70 nm were used for the electrical characterization.

The Keysight B1500A was used for the electrical measurements. The gate-source bias ( $V_{GS}$ ) was swept from -0.5 to 1.5 V (step = 50 mV) in the linear region at  $V_{DS}$  = 50 mV. The electrical characterizations were carried out under various temperature conditions from 25 to 125 °C.



Figure 2. Fabrication process flow in FinFET and GAA NW-FET.

## 3. Results

The drain current ( $I_{DS}$ ) at different temperature conditions are shown for NMOS GAA NW-FET (Figure 3a) and FinFET (Figure 3b). A slightly higher  $I_{DS}$  is observed for GAA NW-FET (~6%, at 25 °C) compared to FinFET. For both GAA NW-FET and FinFET, the  $I_{DS}$  decreased as the temperature increased at the same overdrive voltage ( $V_{OV} = V_{GS} - V_{TH}$ ), which shows the phonon scattering limited mobility behavior [19].



**Figure 3.** Measured  $I_{DS}$ - $V_{GS}$  curves (linear region,  $V_{DS} = 50$  mV) under various temperature conditions from 25 to 125 °C for (**a**) GAA NW-FET. (**b**) FinFET with  $L_G = 30$  nm. Insets:  $I_{DS}$ - $V_{OV}$  ( $V_{OV} = V_{GS} - V_{TH}$ ) curves. (**c**)  $g_m$ - $V_{GS}$  curves for GAA NW-FET and FinFET for 25 and 125 °C.

It can also be seen that  $V_{TH}$  down-shifted from 0.56 to 0.52 V for GAA NW-FET and 0.30 to 0.27 V for FinFET as the measurement temperature increases. In Figure 3c, compared to the transconductance  $(g_m)$  at different temperatures, FinFET and GAA NW-FET show the disparate degree of reduction at the same  $V_{OV}$ . For example, as the measurement of the temperature increases, the  $g_m$  of FinFET and GAA NW-FET decreases 0.4% (from 127.1 to 126.6  $\mu$ S/ $\mu$ m) and 12.8% (from 188.2 to 164.1  $\mu$ S/ $\mu$ m) at  $V_{OV} = 0.5$  V, respectively.

The temperature dependences of  $V_{TH}$  for GAA NW-FET and FinFET are plotted using the maximum transconductance method [20] in Figure 4a.



**Figure 4.** (a)  $V_{TH}$  as a function of temperature for GAA NW-FET and FinFET from Figure 3. Similar temperature sensitivities of  $V_{TH}$  are observed for both GAA NW-FET and FinFET. (b) Subthreshold swing (*SS*) as a function of temperature also shows same slopes for both GAA NW-FET and FinFET.

The  $V_{TH}$  as a function of temperature can be explained by the following equation [13]:

$$\frac{dV_{TH}}{dT} = \frac{d\varnothing_F}{dT} \left[ k \sqrt{\frac{q\varepsilon_{si}N_{eff}}{\varnothing_F C_{ox}^2}} + 2 + \frac{C_{it}}{C_{ox}} \right]$$
(1)

where  $\emptyset_F$  [eV] is the Fermi potential, q [C] the electron charge,  $\varepsilon_{si}$  [F/cm] the silicon permittivity,  $N_{eff}$  [cm<sup>-3</sup>] the effective doping level,  $C_{ox}$  [F/cm<sup>2</sup>] the oxide capacitance, and  $C_{it}$  [F/cm<sup>2</sup>] the interface trap density, respectively, in Equation (1). The fitting parameter k is 1 for partially depleted devices and closed to 0 for fully depleted channels. The  $V_{TH}$  is predicted to decrease at a high temperature due to the reduction of  $\emptyset_F$  [21]. The  $\emptyset_F$  decreased by excited carriers from the valence band to conduction band when the temperature rises. In this study, a similar temperature dependent  $V_{TH}$  is observed between GAA NW-FET ( $dV_{TH}/dT = -0.44 \text{ mV/°C}$ ) and FinFET ( $dV_{TH}/dT = -0.43 \text{ mV/°C}$ ). In the case of bulk planar NMOS,  $dV_{TH}/dT$  was approximately -0.7 mV/°C [22]. For the GAA NW-FET and FinFET, the lowering of  $dV_{TH}/dT$  is attributed to the fully depleted channel with the thinning of the channel.

#### 4. Discussion

To understand the temperature dependence of *SS*, the parameter of the on–off switching capability, the following equation is used [23]:

$$SS \approx \frac{k_B T}{q} ln 10 \left[ 1 + \frac{(C_D + C_{it})}{C_{ox}} \right]$$
(2)

Here,  $C_D$  is the depletion capacitance,  $k_B$  the Boltzmann's constant, and T the temperature, respectively. The channel region of GAA NW-FET and FinFET is sufficiently shallow ( $D_{nw} = 8$  nm for GAA NW-FET and  $W_{fin} = 5$  nm for FinFET) so that the channel is fully depleted. Thus, the depletion charge ( $Q_D$ ) of these devices are not a function of  $V_G$ , and  $C_D$  (=  $dQ_D/dV_G$ ) is negligible [23]. GAA NW-FET shows smaller SS at any temperature condition (SSs of GAA NW-FET and FinFET are about 65 and 69 mV/dec at 25 °C, respectively). The large SS is induced by poor gate control, punch through, and  $C_{it}$ . Similar to  $dV_{TH}/dT$ , the dSS/dT for both devices is approximately equal to ~0.24 mV/dec/°C, as shown in Figure 4b. Thus, the identical slope of Figure 4b shows ln10 [1 +  $C_{it}/C_{ox}$ ] is same for both devices. By considering identical dSS/dT and similar  $dV_{TH}/dT$  between GAA NW-FET

and FinFET,  $C_{it}$  is also regarded as identical ( $C_{it} = 6.28 \times 10^{-7}$  F/cm<sup>2</sup> when the capacitance equivalent thickness was 1.1 nm for both devices). In Figure 5, the temperature dependent  $\mu_{eff}$  is investigated for  $L_G = 70$  nm. The  $\mu_{eff}$  was experimentally extracted from [24]:

$$\mu_{eff} = \left. \frac{L_{eff}}{W_{eff}} \frac{g_D}{qN(V_{GS})} \right|_{V_{DC} \to 50 \text{ mV}}$$
(3)

where  $g_D$  [A/V] is the drain conductance,  $V_{GS}$  the gate-source voltage,  $V_{DS}$  the drain-source voltage, and  $W_{eff}$  and  $L_{eff}$  the effective width and length of the channel, respectively.  $qN(V_{GS})$  was calculated in the strong inversion region assuming by  $qN(V_{GS}) = C_{ox} (V_{GS} - V_{TH})$ .



**Figure 5.** Effective mobility ( $\mu_{eff}$ ) behavior comparison between GAA NW-FET and FinFET with  $L_G$  = 70 nm; (a)  $\mu_{eff}$ - $N_{inv}$ . Temperature dependence of  $\mu_{eff}$  for (b) GAA NW-FET and (c) FinFET.

From Matthiessen's rule, the  $\mu_{eff}$  is composed of several mobility limited scattering mechanisms such as Coulomb, phonon, and surface roughness (SR) [25]. When a device is suffering from serious SR scattering, a large mobility degradation can be observed at high  $V_{OV}$  compared to the mobility behavior limited by phonon scattering, etc. [26].

The mobility limited by SR scattering is analyzed quantitatively by the following relationship [11,27]:

$$\mu_{SR} \propto \frac{E_{eff}^{-\alpha}}{\Delta^2 \lambda^2} \tag{4}$$

where  $E_{eff}$  is the effective field across the channel, which can be substituted to  $N_{inv}$  proportional to  $E_{eff}$ ,  $\Delta$  the rms value of the SR, and  $\lambda$  its correlation length. The  $\mu_{SR}$  is inversely proportional to the mobility degradation coefficient  $\alpha$ . The extracted  $\alpha$  of GAA NW-FET is 0.6, which is smaller than that of FinFET (0.96). This means that less SR scattering is shown for GAA NW-FET compared to FinFET (Figure 5a). In addition, the  $\mu_{SR}$  has weak temperature dependence compared to the mobility limited by phonon scattering [28]. GAA NW-FET (Figure 5b) shows a stronger temperature dependent  $\mu_{eff}$  than FinFET (Figure 5c). These are investigated with two operating conditions: at weak  $N_{inv} = 5 \times 10^{12}$  and strong  $N_{inv} = 1.5 \times 10^{13} \text{ cm}^2/\text{V} \cdot \text{s}$ . At weak  $N_{inv}$ , similar  $d\mu_{eff}/dT$  is observed between both devices (-0.165 for GAA NW-FET and -0.156 cm<sup>2</sup>/V·s/°C for FinFET) because the phonon scattering is dominant than the SR scattering at low  $E_{eff}$ . At strong  $N_{inv}$ , on the other hand, the  $\mu_{eff}$  of GAA NW-FET is further degraded for a rising temperature than FinFET. This is another evidence that FinFETs are suffering from the SR scattering than GAA NW-FETs (-0.162 for GAA NW-FET and -0.016 cm<sup>2</sup>/V·s/°C for FinFET). At strong  $N_{inv}$ , the  $d\mu_{eff}/dT$  is moderated approximately 18% compared to the weak  $N_{inv}$ region for GAA NW-FET, but it is dramatically changed (90%) for FinFET. At 25 °C, the  $\mu_{eff}$  of GAA NW-FET decreases by 23.4% between weak  $N_{inv}$  and strong  $N_{inv}$ , whereas FinFET's decrease is more pronounced (56.1%). At  $V_{OV} = 0.5$  V, the smaller  $g_m$  for FinFET (= 127.1 at 25 °C, but 188.2 µS/µm in the case of GAA NW-FET) is consistent with such different degrees of SR scattering for both devices.

The reduced SR scattering for GAA NW-FET could be assisted by a round-shaped NW channel formation process using a vapor HCl etch. The surface roughness of GAA NW-FET channel is softened

by the vapor HCl etching process. Thus, at a large  $V_{OV}$ , the relatively higher value and slower degradation of  $g_m$  (in Figure 3c) and  $\mu_{eff}$  (in Figure 5a) in GAA NW-FET could be from the suppression of SR scattering in the channel compared to FinFET.

### 5. Conclusions

In this work, the temperature dependent characteristics of NMOS GAA NW-FETs have been investigated comparing with FinFET. In GAA NW-FET, the experimental  $I_{DS}$ - $V_{GS}$  characteristics show higher  $I_{DS}$  and better SS than in FinFET from 25 to 125 °C. The modulation trend of  $V_{TH}$  and SS with temperature is not significantly different between GAA NW-FET and FinFET. At weak  $N_{inv}$ ,  $\mu_{eff}$  is mainly limited by phonon scattering for both GAA NW-FET and FinFET. However, at strong  $N_{inv}$ , the  $\mu_{eff}$  of GAA NW-FET is less impacted by the SR scattering. FinFET shows smaller  $d\mu_{eff}/dT$  (~-0.162 cm<sup>2</sup>/V·s/°C) and higher mobility degradation coefficient  $\alpha$  (0.96), compared to that of GAA NW-FET (~-0.016 cm<sup>2</sup>/V·s/°C and 0.6, respectively). This means that the carrier transport in GAA NW-FET is not mainly limited by SR scattering but phonon scattering at high  $N_{inv}$ . In the case of FinFET, the SR scattering mainly limits the carrier transport at high  $N_{inv}$ .

Author Contributions: Data curation, S.K., D.J. and J.W.L.; Formal analysis, S.K., D.J., J.K., R.R., B.P., J.M., H.M., T.C., N.H. and J.W.L.; Funding acquisition, B.P. and N.H.; Investigation, R.R., J.M., H.M. and T.C.; Project administration, B.P. and N.H.; Validation, R.R., J.M., H.M. and T.C.; Visualization, S.K., D.J., J.K. and J.W.L.; Writing—original draft, S.K., D.J. and J.W.L. All authors have read and agreed to the published version of the manuscript.

**Funding:** This research was supported by the MOTIE (Ministry of Trade, Industry & Energy (10067808)) and KSRC (Korea Semiconductor Research Consortium) support program for the development of the future semiconductor device, and the National Research Foundation of Korea (NRF) grant funded by the KOREA government (MSIT) (2019R1F1A1060687).

Acknowledgments: The imec sub-14 nm program members and the amsimec (test lab) are acknowledged for their support.

Conflicts of Interest: The authors declare no conflicts of interest.

## References

- 1. Colinge, J.-P. FinFETs and Other Multi-Gate Transistors; Springer US: New York, NY, USA, 2008; Volume 73.
- Nagy, D.; Indalecio, G.; García-Loureiro, A.J.; Elmessary, M.A.; Kalna, K.; Seoane, N. FinFET versus gate-all-around nanowire FET: Performance, scaling, and variability. *IEEE J. Electron Devices Soc.* 2018, 6, 332–340. [CrossRef]
- 3. Pott, V.; Moselund, K.E.; Bouvet, D.; De Michielis, L.; Ionescu, A.M. Fabrication and characterization of gate-all-around silicon nanowires on bulk silicon. *IEEE Trans. Nanotechnol.* **2008**, *7*, 733–744. [CrossRef]
- Hur, S.-G.; Yang, J.-G.; Kim, S.-S.; Lee, D.-K.; An, T.; Nam, K.-J.; Kim, S.-J.; Wu, Z.; Lee, W.; Kwon, U. A practical Si nanowire technology with nanowire-on-insulator structure for beyond 10 nm logic technologies. In Proceedings of the 2013 IEEE International Electron Devices Meeting, Washington, DC, USA, 9–11 December 2013; pp. 26.25. 21–26.25. 24.
- Kuhn, K.J. Considerations for ultimate CMOS scaling. *IEEE Trans. Electron Devices* 2012, 59, 1813–1828. [CrossRef]
- Takato, H.; Sunouchi, K.; Okabe, N.; Nitayama, A.; Hieda, K.; Horiguchi, F.; Masuoka, F. Impact of surrounding gate transistor (SGT) for ultra-high-density LSI's. *IEEE Trans. Electron Devices* 1991, *38*, 573–578. [CrossRef]
- Mertens, H.; Ritzenthaler, R.; Hikavyy, A.; Kim, M.-S.; Tao, Z.; Wostyn, K.; Chew, S.A.; De Keersgieter, A.; Mannaert, G.; Rosseel, E. Gate-all-around MOSFETs based on vertically stacked horizontal Si nanowires in a replacement metal gate process on bulk Si substrates. In Proceedings of the 2016 IEEE Symposium on VLSI Technology, Honolulu, HI, USA, 14–16 June 2016; pp. 1–2.
- Ritzenthaler, R.; Mertens, H.; De Keersgieter, A.; Mitard, J.; Mocuta, D.; Horiguchi, N. Isolation of nanowires made on bulk wafers by ground plane doping. In Proceedings of the 2017 47th European Solid-State Device Research Conference (ESSDERC), Leuven, Belgium, 11–14 September 2017; pp. 300–303.

- 9. Kim, S.-Y.; Kim, Y.M.; Baek, K.-H.; Choi, B.-K.; Han, K.-R.; Park, K.-H.; Lee, J.-H. Temperature dependence of substrate and drain–currents in bulk FinFETs. *IEEE Trans. Electron Devices* **2007**, *54*, 1259–1264. [CrossRef]
- 10. Ma, C.; Wang, H.; Zhang, C.; Zhang, X.; He, J.; Zhang, X. Temperature dependence of the interface state distribution due to hot carrier effect in FinFET device. *Microelectron. Reliab.* **2010**, *50*, 1077–1080. [CrossRef]
- 11. Zhu, W.; Ma, T. Temperature dependence of channel mobility in HfO/sub 2/-gated NMOSFETs. *IEEE Electron Device Lett.* **2004**, 25, 89–91. [CrossRef]
- 12. Quay, R.; Moglestue, C.; Palankovski, V.; Selberherr, S. A temperature dependent model for the saturation velocity in semiconductor materials. *Mater. Sci. Semicond. Process.* **2000**, *3*, 149–155. [CrossRef]
- 13. Goel, N.; Tripathi, A. Temperature effects on threshold voltage and mobility for partially depleted SOI MOSFET. *Int. J. Comput. Appl.* **2012**, *42*, 56–58.
- 14. Roy, K.; Mukhopadhyay, S.; Mahmoodi-Meimand, H. Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits. *Proc. IEEE* **2003**, *91*, 305–327. [CrossRef]
- Chiarella, T.; Kubicek, S.; Rosseel, E.; Ritzenthaler, R.; Hikavyy, A.; Eyben, P.; De Keersgieter, A.; Kim, M.-S.; Chew, S.-A.; Schram, T. Towards high performance sub-10nm finW bulk FinFET technology. In Proceedings of the 2016 46th European Solid-State Device Research Conference (ESSDERC), Lausanne, Switzerland, 12–15 September 2016; pp. 131–134.
- Lee, J.W.; Simoen, E.; Veloso, A.; Cho, M.J.; Boccardi, G.; Ragnarsson, L.-Å.; Chiarella, T.; Horiguchi, N.; Groeseneken, G.; Thean, A. Sidewall crystalline orientation effect of post-treatments for a replacement metal gate bulk fin field effect transistor. *Acs Appl. Mater. Interfaces* 2013, *5*, 8865–8868. [CrossRef] [PubMed]
- 17. Woo Lee, J.; Ju Cho, M.; Simoen, E.; Ritzenthaler, R.; Togo, M.; Boccardi, G.; Mitard, J.; Ragnarsson, L.-Å.; Chiarella, T.; Veloso, A. 1/f noise analysis of replacement metal gate bulk p-type fin field effect transistor. *Appl. Phys. Lett.* **2013**, *102*, 073503. [CrossRef]
- Shrivastava, M.; Agrawal, M.; Mahajan, S.; Gossner, H.; Schulz, T.; Sharma, D.K.; Rao, V.R. Physical insight toward heat transport and an improved electrothermal modeling framework for FinFET architectures. *IEEE Trans. Electron Devices* 2012, 59, 1353–1363. [CrossRef]
- 19. Chain, K.; Huang, J.-H.; Duster, J.; Ko, P.K.; Hu, C. A MOSFET electron mobility model of wide temperature range (77–400 K) for IC simulation. *Semicond. Sci. Technol.* **1997**, *12*, 355–358. [CrossRef]
- 20. Ortiz-Conde, A.; Sánchez, F.G.; Liou, J.J.; Cerdeira, A.; Estrada, M.; Yue, Y. A review of recent MOSFET threshold voltage extraction methods. *Microelectron. Reliab.* **2002**, *42*, 583–596. [CrossRef]
- 21. Elewa, T.; Balestra, F.; Cristoloveanu, S.; Hafez, I.M.; Colinge, J.-P.; Auberton-Herve, A.-J.; Davis, J.R. Performance and physical mechanisms in SIMOX MOS transistors operated at very low temperature. *IEEE Trans. Electron Devices* **1990**, *37*, 1007–1019. [CrossRef]
- 22. Iijima, R.; Takayanagi, M. Experimental and theoretical analysis of factors causing asymmetrical temperature dependence of V t in High-k Metal gate CMOS with capped High-k techniques. In Proceedings of the 2008 IEEE International Electron Devices Meeting, San Francisco, CA, USA, 15–17 December 2008; pp. 1–4.
- Lyu, J.-S.; Nam, K.-S.; Lee, C. Determination of the interface trap density in metal oxide semiconductor field-effect transistor through subthreshold slope measurement. *Jpn. J. Appl. Phys.* 1993, 32, 4393. [CrossRef]
- 24. Banqueri, J.; Lopez-Villanueva, J.; Gamiz, F.; Carceller, J.; Lora-Tamayo, E.; Lozano, M. A procedure for the determination of the effective mobility in an N-MOSFET in the moderate inversion region. *Solid-State Electron.* **1996**, *39*, 875–883. [CrossRef]
- 25. Takagi, S.-I.; Toriumi, A.; Iwase, M.; Tango, H. On the universality of inversion layer mobility in Si MOSFET's: Part I-effects of substrate impurity concentration. *IEEE Trans. Electron Devices* **1994**, *41*, 2357–2362. [CrossRef]
- Lee, C.; Nishimura, T.; Tabata, T.; Lu, C.; Zhang, W.; Nagashio, K.; Toriumi, A. Reconsideration of electron mobility in Ge n-MOSFETs from Ge substrate side—Atomically flat surface formation, layer-by-layer oxidation, and dissolved oxygen extraction. In Proceedings of the 2013 IEEE International Electron Devices Meeting, Washington, DC, USA, 9–11 December 2013; pp. 2.3.1–2.3.4.
- 27. Lee, J.W.; Jang, D.; Mouis, M.; Kim, G.T.; Chiarella, T.; Hoffmann, T.; Ghibaudo, G. Mobility analysis of surface roughness scattering in FinFET devices. *Solid-State Electron.* **2011**, *62*, 195–201. [CrossRef]
- 28. Deleonibus, S. Electronic Devices Architectures for the NANO-CMOS Era; CRC Press: Boca Raton, FL, USA, 2019.



© 2020 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (http://creativecommons.org/licenses/by/4.0/).