



Communication Thermal, Mechanical, and Electrical Stability of Cu Films in an Integration Process with Photosensitive Polyimide (PSPI) Films

Ruhan E. Ustad ^{1,†}, Vijay D. Chavan ^{2,†}, Honggyun Kim ¹, Min-ho Shin ³, Sung-Kyu Kim ³, Kyeong-Keun Choi ^{3,*} and Deok-kee Kim ^{1,2,*}

- ¹ Semiconductor Systems Engineering, Sejong University, Seoul 05006, Republic of Korea
- ² Electrical Engineering and Convergence Engineering for Intelligent Drone, Sejong University, Seoul 05006, Republic of Korea
- ³ National Institute for Nanomaterials Technology (NINT), Pohang University of Science and Technology (POSTECH), Pohang 37673, Republic of Korea
- * Correspondence: choikk@postech.ac.kr (K.-K.C.); deokkeekim@sejong.ac.kr (D.-k.K.)
- ⁺ These authors contributed equally to this work.

Abstract: Photosensitive polyimides (PSPIs) have been widely developed in microelectronics, which is due to their excellent thermal properties and reasonable dielectric properties and can be directly patterned to simplify the processing steps. In this study, 3 μ m~7 μ m thick PSPI films were deposited on different substrates, including Si, 50 nm SiN, 50 nm SiO₂, 100 nm Cu, and 100 nm Al, for the optimization of the process of integration with Cu films. In situ temperature-dependent resistance measurements were conducted by using a four-point probe system to study the changes in resistance of the 70 nm thick Cu films on different dielectrics with thick diffusion films of 30 nm Mn, Co, and W films in a N₂ ambient. The lowest possible change in thickness due to annealing at the higher temperature ranges of 325 °C to 375 °C is displayed, which suggests the high stability of PSPI. The PSPI films show good adhesion with each Cu diffusion barrier up to 350 °C, and we believe that this will be helpful for new packaging applications, such as a 3D IC with a Cu interconnect.

Keywords: polyimide; photosensitive; Cu RDL; resistivity; advanced packaging

1. Introduction

Semiconductors and power-efficient devices are receiving more attention, which is due to their extremely efficient operational properties and extraordinary working capabilities, with worldwide advancement [1–3]. The semiconductor industry is in need of materials with low cost, negligible RC delay, and reduced cross-talk for next-generation integration systems [4–6]. Thus, industries are breaking records due to advanced technology, mobility, and connectivity, along with the digital transport of smart devices with outstanding performance and low power consumption [7,8]. A lot of efforts have succeeded in integrating the number of transistors per unit area with operational frequency over the decades. Future silicon (Si)-based technology will therefore find challenges concerning meeting the further expected requirements. However, Moore's law settled its limitations beyond the technology node, so companies have been lobbying for novel breakthroughs in electronic devices [9,10]. Higher-level assembly, such as a system in packaging-SiP, which will improve the device characteristics and enhance functionality, is globally recommended.

Heterogeneous integration (HI) is very well known as the aggregation or integration of various components in higher-level assembly. Hence, HI can deal with the abovementioned threat with the advanced packaging of all the components on one chip. Copper (Cu) plays an excellent and crucial role in HI and advanced packaging due to its high conductivity, integration density, and direct connectivity with the advanced packaging of all the components on one chip [11–13]. However, the dimension scaling of the device may cause several influences on the Cu redistribution line. Cu electromigration (EM) and



Citation: Ustad, R.E.; Chavan, V.D.; Kim, H.; Shin, M.-h.; Kim, S.-K.; Choi, K.-K.; Kim, D.-k. Thermal, Mechanical, and Electrical Stability of Cu Films in an Integration Process with Photosensitive Polyimide (PSPI) Films. *Nanomaterials* **2023**, *13*, 2642. https://doi.org/10.3390/ nano13192642

Academic Editor: Cesare Malagù

Received: 11 August 2023 Revised: 16 September 2023 Accepted: 23 September 2023 Published: 26 September 2023



Copyright: © 2023 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (https:// creativecommons.org/licenses/by/ 4.0/). diffusion into the surrounding components are critical issues for reliable next-generation HI technology [14–16]. The investigation is focused on the Cu diffusion barrier and low-k materials that are capable of blocking the Cu EM/diffusion and protecting the device to avoid uncertainty in performance [17–22]. Several low-k materials, which include silicon dioxide (SiO₂), polybenzoxazole (PBO), benzocyclobutane (BCB), and photosensitive polyimide (PSPI), have been used [23–25].

PSPI is favorably adopted among all the low-k materials because of its advantage of photolithographic properties for making simplified patterns with high precision and accuracy [26]. However, its required quality as a final product to maintain its structural integrity makes it suitable for applications where long-term performance is essential [27]. The quality of a low-k material can be assessed through its thermal, mechanical, and electrical properties. Various studies have been reported which tested the mechanical properties of PSPI [28–30]. However, very few have used the nanoindentation technique to do so. As this is a modern and precise technique, there is still a gap in the literature on PSPI. The thermal stability of PSPI has been studied by making its composites with boron nitride [31] and carbon-based materials [32,33]. These studies report the thermal stability of only PSPI. However, knowledge of thermal stability for advanced packaging is lacking. Considering low-k materials, PSPI has very low electrical conductivity and has previously been studied [34]. However, the study of the diffusion of Cu migration in the low-k materials has not been depicted in the literature.

Considering the above, in this study, 3 μ m~7 μ m thick PSPI films were deposited on Si, 50 nm SiN, 50 nm SiO₂, 100 nm Cu, and 100 nm Al substrates for the optimization of the process of integration with Cu films. To understand the feasibility of advanced packaging, the above different substrates were chosen. The changes in the resistivity of the 70 nm thick Cu films on different dielectrics with 30 nm thick diffusion films, such as Ta, Co, and W films, in a N₂ ambient were measured by using a four-point probe in in situ temperature-dependent resistance measurements. The change in thickness after annealing was studied at a higher temperature range from 325 °C to 375 °C. The PSPI films show good adhesion with each Cu diffusion barrier up to 350 °C, and we believe that this will be helpful for new packaging applications, such as a 3D IC with a Cu interconnect.

2. Materials and Methods

2.1. Materials and Characterization

The PSPI material was bought from Toray (PW-1500 series). The deposition of PSPI was carried out using a spin coater. The annealing process was performed using a tube furnace. For the thickness measurements, a KLA Tencor D-600 stylus profilometer was used. The microscope images were recorded using an OLYMPUS U-MSSP4 microscope. The electrical measurements were conducted on an Agilent 3600 probe station. The resistivity was measured by fabricating a Cu/PSPI/SiO₂/Si structure. The mechanical property testing was carried out on a nanoindentation tester (NHT3 Anton Paar).

2.2. Substrate Preparation

Before photopatterning of PSPI, different substrates like Cu, SiN, and SiO₂ were prepared. Onto Si films, 50 nm of SiN and 50 nm of SiO₂ were deposited using the PECVD method. For better adhesion, hexamethyldisilazane (HMDS) was spin-coated on the 150 mm and/or 200 nm diameter wafers at 110 °C for 60 s. by using a commercially available track (TEL, Mark7). These substrates were further used for the spin coating and photopatterning of PSPI.

2.3. Spin Coating and Photopatterning of PSPI

An aligner and a stepper (i-line, ASML, PAS5500 200B) were used for all of the PSPI patterning processes after a soft bake at 120 °C for 6 min. The final targeted film thickness was split in the range from 3 μ m to 7 μ m, and the 7 μ m thick prebaked film for patterning was exposed at approximately 550 mJ/cm². Figure 1a shows the process of PSPI film spin

coating and photopatterning. An RDL layer, which is a redistribution layer, consists of a metal layer and a PSPI dielectric layer, which is shown in Figure 1b. The PSPI films were deposited using the PSPI integration process, which is shown in Figure 1b. Table 1 shows the photopatterning of PSPI onto different substrates at different thicknesses.



Figure 1. (**a**) Process flow chart for the PSPI integration and (**b**) a simplified cross-sectional schematic diagram of the redistribution layer (RDL).

| Table 1. The photopatterning of PSPI onto different substrates at different thickne |
|---|
|---|

| Substrate | Thickness of PSPI | Cu Thickness | Curing |
|--------------------------|-------------------|--------------|---|
| Cu (100 nm) | 3 and 5 μm | | As kept |
| Cu (100 nm) | 3 and 5 μm | | 325 N ₂ (3.5 °C/min) |
| Cu (100 nm) | 3 and 5 μm | | 350 N ₂ (3.5 °C/min) |
| Cu (100 nm) | 3 and 5 μm | | 375 N ₂ (3.5 °C/min) |
| Cu (100 nm) | 3 and 5 μm | 300 nm | 350 N ₂ (2.5 °C/min) (slow) |
| Cu (100 nm) | 3 and 5 μm | | 350 Ar (3.5 °C/min) |
| SiN (50 nm) | 7 μm | | 325 and 350 N_2 and 350 FGA (3.5 $^\circ\text{C/min})$ |
| SiO ₂ (50 nm) | 7 µm | | 325 and 350 N_2 and 350 FGA (3.5 $^\circ\text{C/min})$ |
| Al (100 nm) | 7 µm | _ | 325 and 350 N_2 and 350 FGA (3.5 $^\circ\text{C}/\text{min})$ |

3. Results and Discussion

The annealing of PSPI films under different conditions can affect different properties of the polymer material. Figure 2a illustrates the change in thickness as a function of the annealing temperature for PSPI deposited on the 100 nm Cu films. Other annealed PSPI (3 and 5 μ m) samples showed reductions in the thickness compared to the as-deposited sample. A change in the dimensions due to the shrinkage of the PSPI can be observed with different annealing conditions [35,36]. However, the annealing at 350 °C with a temperature ramp rate of 2.5 $^{\circ}$ C/min under a N₂ ambient displays a similar behavior for both the 3 and 5 µm PSPI samples. This may be attributed to the slow heating rate, which stabilizes the damage that occurs due to fast heating. The changes in resistance of the 7 μ m targetthickness PSPI films under different annealing conditions on 50 nm SiN, CVD SiO₂, and 100 nm Al substrates were studied. The resistance changes of the PSPI sample under FGA (350 °C) and a N₂ ambient for 325 °C and 350 °C (2.5 °C/min) were measured. The N₂ ambient shows negligible change in resistance at 350 °C. However, the FGA environment causes an increase in the resistance of the SiO_2 substrate. The resistance change of the Al substrate is not constant at all. The differences in the thermal and electrical conductivity of the base substrates may have caused the observed change in the resistance of the Cu films.



Figure 2. (a) Thickness of the PSPIs after the annealing on 100 nm Cu films and (b) the change in resistance (%) of the 7 μ m target-thickness films at each annealing condition on 50 nm SiN, CVD SiO₂, and 100 nm Al substrates.

The annealing of PSPI films in different temperatures strongly affects the film thickness. For thickness measurements, stylus profilometer measurements were conducted on 5 μ m thick PSPI, as shown in Figure 3a. The shrinkage in the thickness can be seen very clearly from the above data. Less variation in the thickness was observed even at a low scan rate in our experiments. Figure 3b shows the microscope images of annealed films, which were conducted to see the effect of heating on the films. Our purpose was to observe the damage that was created in the film due to annealing. The observed optical image demonstrates the distance between two pattern lines at position 1, in which no damage occurred. The microscope images of 100 µm pads at three different positions show no damage due to any type of heating of the films. We patterned the Cu films with a 10 μ m line/space of PSPI, and the microscope image of this line/space pattern shows the stability of PSPI on Cu film after high-temperature annealing. For thorough analysis, we recorded SEM images with EDX mapping of Cu with a 3 µm line/space (Figure 4). As can be seen through the EDX mapping of carbon elements, even after the use of different annealing temperatures in the N₂ environment, carbon from PSPI is not spread through Cu films. This proves the high stability of PSPI. Further, the stability in thicknesses, which is due to different annealing conditions, suggests that PSPI can be used in fan-out wafer-level packaging.



Figure 3. (a) Measured PSPI thicknesses after annealing of 5 μ m thick film on 100 nm thick Cu at three different temperatures (image inside shows the path followed by stylus profiler tip during thickness measurement) and (b) optical images of the pattern defined on long length line (position 1), 100 μ m width pads (positions 2–4), and line (10 μ m)/space patterns.



Figure 4. Low- and high-resolution SEM micrographs and EDX spectra of Cu 3 μm line/space in N₂ annealing at 325 °C (**a–c**), 350 °C (**d–f**), and 375 °C (**g–i**).

Leakage current flowing through the device can reduce the performance of any electrical device. The reduction in the leakage current is very important for advanced packaging [37]. Researchers and manufacturers are continuously working on developing new materials and optimizing the manufacturing processes to mitigate the disadvantages of the leakage current in advanced packaging [38]. The leakage currents of the 50 nm SiN (a) and PSPI (5 μ m)/SiN(50 nm) films are displayed in Figure 5. The SiN films show different leakage behavior with different annealing conditions. However, the SiN sample annealed at 350 °C (2.5 °C/min) gives a leakage current of 8.8 \times 10⁻¹⁰ A/cm², which is lower than that for the other annealed conditions. Figure 5b demonstrates the breakdown voltage of the 7 μ m PSPI/50 nm SiN sample. The breakdown voltage of 0 to 1000V was applied to the prepared samples under FGA (350 °C) and a N2 ambient for 325 °C and 350 °C (2.5 °C/min) annealing conditions.



Figure 5. (a) Leakage current as a function of voltage with different annealing conditions on 50 nm SiN and (b) 7 μ m PSPI/50 nm SiN substrates.

It is essential to have a low-k dielectric with good-quality mechanical properties, which keeps the microchips stable during pressurized bonding. We implemented the nanoindentation technique to study the mechanical properties of patterned PSPI films, which are shown in Figure 6a. Annealing at a higher temperature does not change the mechanical properties of the PSPI films, which shows the stability of PSPI at a higher temperature. The Young's modulus of the film annealed at 325 °C is 9.485 GPa with a hardness of 0.468 GPa, and that of the film annealed at 350 °C is 9.529 GPa with a hardness of 0.479 GPa. The area between the loading and unloading curve represents the energy lost during plastic deformation [39,40]. The average energy lost during plastic deformation was 1.891×10^{-3} mJ, which shows that the elasticity of the films was considerably lower. The resistance of a metal increases with increasing temperature, and the resistance of Cu wildly increases. However, forming interfaces with different metals can reduce this. On the other hand, metal interfaces are formed in advanced packaging systems in which metal pads are used below Cu. To test the electrical stability of Cu at different temperatures over different metal interfaces, we fabricated interfaces of Cu with Co, Mn, and W for a more detailed study. Figure 6b shows the increase in resistance with increasing temperatures. The resistance of Co/Cu and W/Cu smoothly increased; however, the resistance of Mn/Cu increased drastically after 175 °C. This sudden increase in resistance may be due to the presence of defects inside the films [41]. These interfaces can be used for the diffusion barrier for Cu by considering the Cu interconnects [42].



Figure 6. (a) Indentation load as a function of displacement for the different annealing temperatures on Cu substrates and (b) the change in resistance as a function of measuring temperature.

4. Conclusions

We studied the thermal, electrical, and mechanical stability of PSPI for advanced packaging systems. The extremely low shrinkage in the film thickness after the use of different annealing temperatures suggests that PSPI is stable at higher temperatures (350 °C). The resistance changes of Cu on different substrates under different ambient annealing conditions were studied. The stability of the resistance change in FGA and N2 ambients shows the industrial applicability of PSPI. The mechanical properties, which were tested using nanoindentation, showed that PSPI possessed a high Young's modulus of 9.52 GPa. There was no leakage current found until 30 V. Considering these results, it can be proved that the use of PSPI in advanced packaging systems is feasible, and it can also be used for reducing Cu electromigration.

Author Contributions: R.E.U.: Writing Original Draft, Data Curation, Methodology, Visualization. Validation. V.D.C.: Writing Original Draft, Data Curation, Methodology, Visualization. Validation. H.K.: Data Curation, Validation, Reviewing and Editing, Supervision. M.-h.S.: Methodology, Data Curation, Visualization, Validation. S.-K.K.: Methodology, Data Curation, Visualization, Validation. K.-K.C.: Methodology, Data Curation, Conceptualization, Validation, Reviewing and Editing, Super-

vision. D.-k.K.: Methodology, Data Curation, Conceptualization, Validation, Reviewing and Editing, Supervision. All authors have read and agreed to the published version of the manuscript.

Funding: This research was supported by the National Research Foundation of Korea (NRF), which was funded by the Ministry of Science and ICT (2022M3I7A4072293).

Data Availability Statement: No new data were created.

Conflicts of Interest: The authors declare that there is no conflict of interest.

References

- Kim, H.; Chavan, V.D.; Aziz, J.; Ko, B.; Lee, J.-S.; Rho, J.; Dongale, T.D.; Choi, K.-K.; Kim, D. Effect of ALD Processes on Physical and Electrical Properties of HfO 2 Dielectrics for the Surface Passivation of a CMOS Image Sensor Application. *IEEE Access* 2022, 68724–68730. [CrossRef]
- Elahi, E.; Suleman, M.; Nisar, S.; Sharma, P.R.; Iqbal, M.W.; Patil, S.A.; Kim, H.; Abbas, S.; Chavan, V.D.; Dastgeer, G.; et al. Robust Approach towards Wearable Power Efficient Transistors with Low Subthreshold Swing. *Mater. Today Phys.* 2023, 30, 100943. [CrossRef]
- Chavan, V.D.; Kim, H.; Aziz, J.; Choi, K.K.; Kim, D. kee Effect of Film Stress on Different Electrical Properties of PECVD Grown SiNx Films and Its Bilayer Structures: A Study of Si Surface Passivation Strategy. *Mater. Sci. Semicond. Process.* 2023, 161, 107451. [CrossRef]
- 4. Lee, H.J.; Mahajan, R.; Sheikh, F.; Nagisetty, R.; Deo, M. Multi-Die Integration Using Advanced Packaging Technologies. In Proceedings of the 2020 IEEE Custom Integrated Circuits Conference (CICC), Boston, MA, USA, 22–25 March 2020. [CrossRef]
- Lau, J.H. Recent Advances and Trends in Advanced Packaging. IEEE Trans. Compon. Packag. Manuf. Technol. 2022, 12, 228–252. [CrossRef]
- Yu, C.H.; Yen, L.J.; Hsieh, C.Y.; Hsieh, J.S.; Chang, V.C.Y.; Hsieh, C.H.; Liu, C.S.; Wang, C.T.; Yee, K.; Yu, D.C.H. High Performance, High Density RDL for Advanced Packaging. In Proceedings of the 2018 IEEE 68th Electronic Components and Technology Conference (ECTC), San Diego, CA, USA, 29 May–1 June 2018; pp. 587–593. [CrossRef]
- 7. Heterogeneous Integration Roadmap: Chapter 23: Wafer Level Packaging; IEEE: Piscataway, NJ, USA, 2019.
- 8. Aziz, J.; Kim, H.; Hussain, T.; Lee, H.; Choi, T.; Rehman, S.; Farooq Khan, M.; Kadam, K.D.; Patil, H.; Muhammad, S.; et al. Power Efficient Transistors with Low Subthreshold Swing Using Abrupt Switching Devices. *Nano Energy* **2022**, *95*, 107060. [CrossRef]
- Agarwal, R.; Cheng, P.; Shah, P.; Wilkerson, B.; Swaminathan, R.; Wuu, J.; Mandalapu, C. 3D Packaging for Heterogeneous Integration. In Proceedings of the 2022 IEEE 72nd Electronic Components and Technology Conference (ECTC), San Diego, CA, USA, 31 May–3 June 2022; pp. 1103–1107. [CrossRef]
- 10. Cao, L. Advanced Packaging Technology Platforms for Chiplets and Heterogeneous Integration. In Proceedings of the 2022 International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 3–7 December 2022; pp. 331–334. [CrossRef]
- Li, G.; Kang, Q.; Niu, F.; Wang, C. Recent Progress on Bumpless Cu/SiO₂ Hybrid Bonding for 3D Heterogeneous Integration. *Microelectron. Int.* 2022, 40, 115–131. [CrossRef]
- 12. Kim, S.E.; Kim, S. Wafer Level Cu-Cu Direct Bonding for 3D Integration. Microelectron. Eng. 2015, 137, 158–163. [CrossRef]
- 13. Tadepalli, R. Characterization and Requirements for Cu-Cu Bonds for Three-Dimensional Integrated Circuits; Massachusetts Institute of Technology: Cambridge, MA, USA, 2007.
- 14. Chang, Y.W.; Hu, C.C.; Peng, H.Y.; Liang, Y.C.; Chen, C.; Chang, T.C.; Zhan, C.J.; Juang, J.Y. A New Failure Mechanism of Electromigration by Surface Diffusion of Sn on Ni and Cu Metallization in Microbumps. *Sci. Rep.* **2018**, *8*, 5935. [CrossRef]
- 15. Liang, C.L.; Lin, Y.S.; Kao, C.L.; Tarng, D.; Wang, S.B.; Hung, Y.C.; Lin, G.T.; Lin, K.L. Athermal and Thermal Coupling Electromigration Effects on the Microstructure and Failure Mechanism in Advanced Fine-Pitch Cu Interconnects under Extremely High Current Density. *Mater. Chem. Phys.* **2020**, *256*, 123680. [CrossRef]
- 16. Tran, D.P.; Li, H.H.; Tseng, I.H.; Chen, C. Enhancement of Electromigration Lifetime of Copper Lines by Eliminating Nanoscale Grains in Highly <111>-Oriented Nanotwinned Structures. J. Mater. Res. Technol. 2021, 15, 6690–6699. [CrossRef]
- Wang, T.; Li, J.; Niu, F.; Zhang, G.; Sun, R. A Novel Photosensitive Polyimide for High-Resolution Selective Electroless Plating. In Proceedings of the 2022 23rd International Conference on Electronic Packaging Technology (ICEPT), Dalian, China, 10–13 October 2022. [CrossRef]
- 18. Kim, G.R.; Ha, S.-S.; Pae, S.; Park, J.; Choi, B. Reliability Impacts on Flip Chip Packages: Moisture Resistance, Mechanical Integrity and Photo-Sensitive Polyimide (PSPI) Passivation. *Sci. Adv. Mater.* **2019**, *12*, 577–582. [CrossRef]
- Van Nguyen, S.; Shobha, H.; Haigh, T.; Chen, J.; Lee, J.; Nogami, T.; Liniger, E.; Cohen, S.; Hu, C.K.; Huang, H.; et al. Novel Low k Dielectric Materials for Nano Device Interconnect Technology. In Proceedings of the 2020 International Symposium on VLSI Technology, Systems and Applications (VLSI-TSA), Hsinchu, Taiwan, 10–13 August 2020; pp. 117–118. [CrossRef]
- Lee, C.-Y.; Chang, W.-Y.; Cheng, Y.-L. Effect of Copper Diffusion in Low Dielectric Constant Dielectrics Under Thermal Stress on Electrical and Reliability Characteristics. In *Electrochemical Society Meeting Abstracts* 233; The Electrochemical Society, Inc.: Pennington, NJ, USA, 2018; Volume MA2018-01, p. 1396. [CrossRef]
- An, B.S.; Kwon, Y.; Oh, J.S.; Lee, C.; Choi, S.; Kim, H.; Lee, M.; Pae, S.; Yang, C.W. Characteristics of an Amorphous Carbon Layer as a Diffusion Barrier for an Advanced Copper Interconnect. ACS Appl. Mater. Interfaces 2020, 12, 3104–3113. [CrossRef] [PubMed]

- An, B.S.; Kwon, Y.; Oh, J.S.; Lee, M.; Pae, S.; Yang, C.W. Amorphous Ta_xMn_yO_z Layer as a Diffusion Barrier for Advanced Copper Interconnects. *Sci. Rep.* 2019, *9*, 20132. [CrossRef] [PubMed]
- Balla, E.; Daniilidis, V.; Karlioti, G.; Kalamas, T.; Stefanidou, M.; Bikiaris, N.D.; Vlachopoulos, A.; Koumentakou, I.; Bikiaris, D.N. Poly(Lactic Acid): A Versatile Biobased Polymer for the Future with Multifunctional Properties—From Monomer Synthesis, Polymerization Techniques and Molecular Weight Increase to PLA Applications. *Polymers* 2021, 13, 1822. [CrossRef] [PubMed]
- Enomoto, T.; Matthews, J.I.; Motobe, T. Advanced Dielectric Materials (Polyimides and Polybenzoxazoles) for Fan-Out Wafer-Level Packaging (FO-WLP). Adv. Embed. Fan-Out Wafer-Level Packag. Technol. 2019, 271–315. [CrossRef]
- 25. Chandrakar Shyama Prasad Mukherjee, M.; Kumar Majumder, M.; Prasad Mukherjee, S.; Chandrakar, M. Effect of Polymer Liners in Different Via Shapes: Impact on Crosstalk Induced Delay. *Res. Sq.* **2021**, preprint. [CrossRef]
- 26. Fukukawa, K.-I.; Ueda, M. Recent Progress of Photosensitive Polyimides. Polym. J. 2008, 40, 281–296. [CrossRef]
- 27. Kato, Y.X.; Furukawa, S.; Samejima, K.; Hironaka, N.; Kashino, M. Photosensitive-Polyimide Based Method for Fabricating Various Neural Electrode Architectures. *Front. Neuroeng.* **2012**, *5*, 11. [CrossRef]
- Yeh, Y.M.; Karapala, V.K.; Ueda, M.; Hsu, C.S. Low-Temperature Curable, Alkaline-Developable, and Negative-Type Photosensitive Polyimide with High Resolution and Mechanical Properties Based on Chain Extendable Poly(Amic Acid) and Photo-Base Generator. *Polym. Adv. Technol.* 2021, 32, 663–669. [CrossRef]
- 29. Qi, L.; Jia, Y.J.; An, Y.C.; Zhi, X.X.; Zhang, Y.; Liu, J.G.; Li, J.S. Photo-Patternable, High-Speed Electrospun Ultrafine Fibers Fabricated by Intrinsically Negative Photosensitive Polyimide. *ACS Omega* **2021**, *6*, 18458–18464. [CrossRef]
- 30. Sasaki, T. Low Temperature Curable Polyimide for Advanced Package. J. Photopolym. Sci. Technol. 2016, 29, 379–382. [CrossRef]
- Gu, J.; Lv, Z.; Wu, Y.; Guo, Y.; Tian, L.; Qiu, H.; Li, W.; Zhang, Q. Dielectric Thermally Conductive Boron Nitride/Polyimide Composites with Outstanding Thermal Stabilities via in-Situ Polymerization-Electrospinning-Hot Press Method. *Compos. Part A Appl. Sci. Manuf.* 2017, 94, 209–216. [CrossRef]
- Zhang, P.; Zhao, J.; Zhang, K.; Bai, R.; Wang, Y.; Hua, C.; Wu, Y.; Liu, X.; Xu, H.; Li, Y. Fluorographene/Polyimide Composite Films: Mechanical, Electrical, Hydrophobic, Thermal and Low Dielectric Properties. *Compos. Part A Appl. Sci. Manuf.* 2016, 84, 428–434. [CrossRef]
- Chen, Y.; Lin, B.; Zhang, X.; Wang, J.; Lai, C.; Sun, Y.; Liu, Y.; Yang, H. Enhanced Dielectric Properties of Amino-Modified-CNT/Polyimide Composite Films with a Sandwich Structure. J. Mater. Chem. A 2014, 2, 14118–14126. [CrossRef]
- Shoji, Y.; Masuda, Y.; Hashimoto, K.; Isobe, K.; Koyama, Y.; Okuda, R. Development of Novel Low-Temperature Curable Positive-Tone Photosensitive Dielectric Materials with High Elongation. In Proceedings of the 2016 IEEE 66th Electronic Components and Technology Conference (ECTC), Las Vegas, NV, USA, 31 May–3 June 2016; pp. 1707–1712. [CrossRef]
- 35. Vaganov, G.; Ivan'kova, E.; Didenko, A.; Popova, E.; Elokhovskiy, V.; Kasatkin, I.; Yudin, V. High-Performance Crystallized Composite Carbon Nanoparticles/Polyimide Fibers. *J. Appl. Polym. Sci.* 2022, *139*, e52748. [CrossRef]
- Pechenkin, M.A.; Möhwald, H.; Volodkin, D.V. pH-and Salt-Mediated Response of Layer-by-Layer Assembled PSS/PAH Microcapsules: Fusion and Polymer Exchange. *Soft Matter* 2012, *8*, 8659–8665. [CrossRef]
- 37. Zhao, X.Y.; Liu, H.J. Review of Polymer Materials with Low Dielectric Constant. Polym. Int. 2010, 59, 597-606. [CrossRef]
- Hoofman, R.J.O.M.; Verheijden, G.J.A.M.; Michelon, J.; Iacopi, F.; Travaly, Y.; Baklanov, M.R.; Tökei, Z.; Beyer, G.P. Challenges in the Implementation of Low-k Dielectrics in the Back-End of Line. *Microelectron. Eng.* 2005, *80*, 337–344. [CrossRef]
- Li, X.; Bhushan, B. A Review of Nanoindentation Continuous Stiffness Measurement Technique and Its Applications. *Mater. Charact.* 2002, 48, 11–36. [CrossRef]
- 40. VanLandingham, M.R. Review of Instrumented Indentation. J. Res. Natl. Inst. Stand. Technol. 2003, 108, 249–265. [CrossRef]
- 41. Aldırmaz, E.; Guler, M.; Guler, E.; Kara, M. The Change of Electrical Resistivity According to Different Quench Techniques in Copper-Manganese Alloy. *J. Eng. Fundamentals* **2016**, *3*, 17–21. [CrossRef]
- Misják, F.; Nagy, K.H.; Lobotka, P.; Radnóczi, G. Electron Scattering Mechanisms in Cu-Mn Films for Interconnect Applications. J. Appl. Phys. 2014, 116, 083507. [CrossRef]

Disclaimer/Publisher's Note: The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of MDPI and/or the editor(s). MDPI and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content.