



# Article Characteristics Analysis of IGZO TFT and Logic Unit in the Temperature Range of 8–475 K

Jianjian Wang <sup>1,2</sup>, Jinshun Bi <sup>2,3,\*</sup>, Gaobo Xu <sup>1</sup> and Mengxin Liu <sup>1,2,4,\*</sup>

- <sup>1</sup> Institute of Microelectronics of the Chinese Academy of Sciences, Beijing 100029, China; wangjianjian@ime.ac.cn (J.W.); xugaobo@ime.ac.cn (G.X.)
- <sup>2</sup> School of Microelectronics, University of Chinese Academy of Sciences, Beijing 100049, China
- <sup>3</sup> School of Microelectronics, Guizhou Normal University, Guiyang 550025, China
- <sup>4</sup> Beijing Zhongke Newmicro Technology Co., Ltd., Beijing 100029, China
- \* Correspondence: bijinshun@gznu.edu.cn (J.B.); liumengxin@ime.ac.cn (M.L.)

Abstract: The effect of high- and low-temperature conditions on the performance of IGZO TFT and logic circuits were investigated in this work. In the temperature range of 250-350 K, the performance of the IGZO TFT did not show significant changes and exhibited a certain degree of high- and low-temperature resistance. When the temperature was below 250 K, as the temperature decreased, the threshold voltage ( $V_{\text{TH}}$ ) of the IGZO TFT significantly increased, the field effect mobility ( $\mu_{\text{FE}}$ ) and the on state current  $(I_{ON})$  significantly decreased. This is attributed to the lower excitation degree of charge carriers at extremely low temperatures, resulting in fewer charge carriers transitioning to the conduction or valence bands, and the formation of defects also limits carrier migration. When the temperature exceeded 350 K, as the temperature increased, more electrons could escape from the bandgap trap state and become free charge carriers, and the IGZO layer was thermally excited to produce more oxygen vacancies, resulting in higher  $\mu_{\rm FE}$  and lower  $V_{\rm TH}$ . In addition, the drain current noise spectral density of IGZO TFT conformed to the 1/f noise characteristic, and the degradation mechanism of IGZO TFT over a wide temperature range was confirmed based on the changes in noise spectral density at different temperatures. In addition, an inverter logic unit circuit was designed based on IGZO TFT, and the performance changes over a wide temperature range were analyzed. This lays the foundation for IGZO TFT to be applied in integrated circuits with harsh environments.

**Keywords:** indium–gallium–zinc oxide (IGZO); thin-film transistors (TFTs); high temperature; low temperature; 1/f noise; integrated circuits

## 1. Introduction

In recent years, amorphous indium–gallium–zinc oxide (a-IGZO) thin-film transistor (TFT) has been widely used in various fields such as displays, sensors, memory, and neural morphology systems due to its unique advantages in off-state leakage current, carrier mobility, threshold voltage, and manufacturing process [1–5]. In addition, a-IGZO TFT has broad application prospects in the field of monolithic 3-D (M3D)-integrated circuits due to its high compatibility with complementary metal oxide semiconductors (CMOS), wide bandgap ( $E_g \sim 3.05 \text{ eV}$ ), and excellent manufacturing yield characteristics [6–9]. Furthermore, considering that the electron conduction path in IGZO is mainly formed by the extended spherical 5s orbitals of  $\ln^{3+}$ , the overlap between the 5s wave functions of adjacent  $\ln^{3+}$  is not sensitive to the disordered local structure of a-IGZO,s making IGZO TFT a potential device for applications in harsh environments [10,11].

Given the current promising development potential of IGZO TFTs in many fields, and with the push towards employing circuits fabricated in the latest technology for space and military environments, it is necessary to evaluate the performance changes of IGZO TFTs in extreme environments [12]. Current research indicates that amorphous materials have a more flexible atomic bond structure compared to crystalline silicon, and their structural



Citation: Wang, J.; Bi, J.; Xu, G.; Liu, M. Characteristics Analysis of IGZO TFT and Logic Unit in the Temperature Range of 8–475 K. *Electronics* **2024**, *13*, 1427. https:// doi.org/10.3390/electronics13081427

Academic Editors: Gerard Ghibaudo and Francis Balestra

Received: 29 February 2024 Revised: 2 April 2024 Accepted: 6 April 2024 Published: 10 April 2024




**Copyright:** © 2024 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (https:// creativecommons.org/licenses/by/ 4.0/). plasticity leads to easy defect reconstruction, with the potential to achieve large-scale scalable radiation resistance [13]. The research on the radiation effects of IGZO TFT for space applications is also actively advancing, and preliminary results have been achieved [14–20]. In addition, the stable operating temperature range of commercial integrated circuits (ICs) is usually between 25–85 °C (298–358 K). However, with the development of aerospace, gas, down-hole oil, and other fields, the performance of semiconductor devices and circuits in higher- or lower-temperature ranges is facing enormous challenges [21]. In order to comprehensively explore the potential of IGZO TFT for harsh environmental applications, it is necessary to study the performance changes of IGZO TFT and related circuits over a wide temperature range. At present, there has been research progress on IGZO TFT under high-temperature conditions [22,23]. However, the degradation mechanism of IGZO TFT and related logic unit circuits over a wide temperature range is currently unclear.

In this work, IGZO TFT devices with good electrical performance were prepared using radio frequency (RF) magnetron sputtering technology. The inverter unit circuit was designed based on IGZO TFT. The influence of temperature on the electrical performance of IGZO TFT and an inverter circuit was studied within a wide temperature range of 8–475 K, and the degradation mechanism of the device was analyzed based on the relationship between key electrical parameters and temperature. This study aims to provide reference for promoting the application of IGZO TFT and related circuits in harsh environments.

### 2. Devices and Methods

The IGZO TFTs were fabricated using a backed-gate process on the 8-inch pilot CMOS line at the Institute of Microelectronics of the Chinese Academy of Sciences. For the device fabrication, a 200 nm SiO<sub>2</sub> buffer layer was deposited on a silicon substrate through plasmaenhanced chemical vapor deposition (PECVD). Subsequently, 60 nm thick Mo layer was sputtered and subjected to dry etching to form a bottom gate electrode. HfO<sub>2</sub> with a thickness of 15 nm was deposited as a gate insulator layer (GI) using the PECVD method. Then, a 25 nm thick a-IGZO film was deposited and patterned using radio frequency magnetron sputtering technology in an Ar/O<sub>2</sub> atmosphere at room temperature. The atomic ratio of the IGZO film was In:Ga:Zn = 1:1:1, the sputtering power was 200 W, and the pressure was 1 mTorr. Mo with a thickness of 60 nm was sputtered and patterned to form the source and drain electrodes, and a 100 nm thick SiO<sub>2</sub> passivation layer was deposited using the PECVD method. Finally, a-IGZO TFT devices were prepared by high-temperature annealing treatment for 1 hour in a N<sub>2</sub> atmosphere at 350 °C to improve their electrical properties. The key process steps for IGZO TFT device manufacturing are shown in Figure 1a.




**Figure 1.** (a) Key fabrication process steps for the fabricated back-gated IGZO TFT devices, (b) cross-section TEM image for the IGZO TFT, (c) partial HRTEM image of the interface between the IGZO layer and HfO<sub>2</sub> layer, (d) FFT image, and (e) ESD image for the IGZO TFT.

The transmission electron microscope (TEM) image was obtained by using a focused ion beam (FIB) to cut the cross-section of the device along the channel length direction, as shown in Figure 1b, where each layer of device structure can be clearly observed. Figure 1c shows high-resolution transmission electron microscopy (HRTEM) image, and the relatively clear and sharp interface on the IGZO/HfO<sub>2</sub> film indicates good film quality. Figure 1d shows the fast Fourier transform (FFT), which exhibits typical diffuse ring characteristics, indicating that IGZO is amorphous. The elemental composition of IGZO TFT was analyzed using an energy dispersive spectrometer (EDS), as shown in Figure 1e. After O<sub>2</sub> annealing, the elemental densities of Si, Ga, and Hf remained basically unchanged, but the O concentration in the a-IGZO channel increased, indicating oxygen permeation and possible filling of oxygen vacancies during the O<sub>2</sub> treatment process, which helps to improve the quality of the IGZO thin film.

The gate width (W) and length (L) of the IGZO TFT used are 2 µm and 0.5 µm, respectively. The low-temperature test was conducted in the Institute of Physical Chemistry Technology, Chinese Academy of Sciences, and the low-temperature test was controlled and adjusted within the range of 8–300 K through Lake Shore CRX. The high-temperature test was performed on the Cascade SUMMIT 12,000 B semi-automatic probe platform of the Institute of Microelectronics, Chinese Academy of Sciences. The probe platform incorporates a thermal chuck, and its temperature can be controlled through the ESPEC ETC-200 L unit. Measurements were carried out in the range of 300–475 K. In high-temperature testing, the  $I_D-V_G$  and  $I_D-V_D$  curves of the IGZO TFT were first tested at room temperature (300 K), and then, the temperature was increased in steps of 25 K until 475 K. At each temperature point, the  $I_D-V_G$  and  $I_D-V_D$  curves of the device were tested. In low-temperature testing, the device performance at room temperature was also initially tested as a reference, and then, the temperature was decreased in steps of 50 K until 10 K. At each temperature point, the  $I_D-V_G$  and  $I_D-V_D$  curves of the device were tested.

### 3. Experimental Results and Discussion

The transfer characteristics  $(I_D-V_G)$  of a-IGZO TFTs were measured at various temperatures T (from 8 to 475 K) for the gate voltages V<sub>G</sub> ranging from -3 to 4 V with a fixed drain voltage  $V_D = 1$  V, as shown in Figure 2. In the low-temperature range of 8–300 K, the  $I_D-V_G$ curve shows a positive shift with the temperature decreases, while in the high-temperature range of 300–475 K, the  $I_D-V_G$  curve shows a negative shift with the temperature increases. When the temperature reaches 475 K, the drain current seriously deviates from the normal value within the measurable voltage range, and the device cannot turn off normally. The gate control ability of the IGZO TFT is severely weakened under high temperature.



**Figure 2.** (a) The relationship between the  $I_D-V_G$  curve and low-temperature changes. The curve shifts in a positive direction with the temperature decreases. (b) The relationship between the  $I_D-V_G$  curve and high-temperature changes. The curve shifts in a negative direction with the temperature increases.

The key electrical parameters that affect the static characteristics of IGZO TFT include threshold voltage ( $V_{\text{TH}}$ ), field effect mobility ( $\mu_{\text{FE}}$ ), subthreshold swing (SS), and current switching ratio ( $I_{\text{ON}}/I_{\text{OFF}}$ ). The extraction of  $V_{\text{TH}}$  adopts the constant-current method in this work. The  $V_{\text{TH}}$  is defined as the particular gate voltage ( $V_{\text{G}}$ ) at which drain current ( $I_{\text{D}}$ ) = 10<sup>-8</sup> × (W/L) A [24]. The  $\mu_{\text{FE}}$  and SS of IGZO TFT is calculated according to the Equations (1) and (2), respectively, where  $C_{OX}$  is the gate dielectric capacitance per unit area [25].  $C_{OX}$  is calculated by the Equation (3).

$$\mu_{\rm FE} = \frac{\rm L}{WC_{OX}V_{DS}} \cdot \frac{dI_D}{dV_G} \tag{1}$$


$$SS = \left(\frac{d\log(I_D)}{dV_G}\right)^{-1}|_{\max} \tag{2}$$

$$C_{\rm OX} = \frac{\varepsilon_0 \cdot \varepsilon_{\rm OX}}{t_{\rm OX}} \tag{3}$$

where  $\varepsilon_0$  is the vacuum dielectric constant, and the value is  $8.85 \times 10^{-14}$  F/cm;  $\varepsilon_{OX}$  is the oxide layer dielectric constant, and the value is 20;  $t_{OX}$  is the thickness of the oxide layer, and the value is 15 nm. These parameters are inputted into the Equation (4), it can be calculated  $C_{OX} = 1.18 \times 10^{-6}$  F/cm<sup>2</sup>.

Key parameters that characterize the electrical performance of IGZO TFT are extracted according to the  $I_D$ – $V_G$  curves at various temperatures in Figure 2, including  $\Delta V_{TH}$ ,  $\Delta SS$ ,  $\Delta \mu_{FE}$ , and  $\Delta I_{ON}$ . The variation of each parameter with temperature is shown in Figure 3. These parameters are all based on 300 K as a reference point. Taking  $\Delta V_{TH}$  as an example,  $\Delta V_{TH}$  represents the difference between the threshold voltage at a specific temperature and the threshold at room temperature, as shown in Equation (4).

$$\Delta V_{TH} = V_{TH@T} - V_{TH@300K} \tag{4}$$




**Figure 3.** Variation of  $\Delta V_{\text{TH}}$ ,  $\Delta SS$ ,  $\Delta \mu_{\text{FE}}$ , and  $\Delta I_{\text{ON}}$  extracted from  $I_{\text{D}}-V_{\text{G}}$  curves with respect to temperature.

Figure 3 shows that there is no significant change in the key electrical parameters of the IGZO TFT within the temperature range of 250–350 K, indicating that the device exhibits a certain degree of high- and low-temperature resistance.

When the temperature is below 250 K, as the temperature decreases, the  $V_{\text{TH}}$  of the IGZO TFT significantly increases, and the  $\mu_{\text{FE}}$  and  $I_{\text{ON}}$  significantly decrease. This is attributed to the lower excitation degree of charge carriers at extremely low temperatures, resulting in fewer charge carriers transitioning to the conduction or valence bands, and the formation of defects also limits carrier migration [8,21]. When the temperature exceeds 350 K, as the temperature increases, more electrons can escape from the sub bandgap trap state and become free charge carriers, and the IGZO layer is thermally excited to produce more oxygen vacancies, resulting in larger I<sub>ON</sub> and smaller  $V_{\text{TH}}$  [22,26]. Therefore, the

observed lower  $V_{\text{TH}}$  with increasing temperature may be due to the combined effect of these free electrons escaping from the sub bandgap trap state together with the generation of oxygen vacancies because of thermal excitation [23,27]. The increase in  $\Delta\mu_{\text{FE}}$  is also attributed to the increase in thermal energy provided by high temperatures, which increases the kinetic energy of charge carriers and reduces the scattering mechanism that hinders their movement. Furthermore, within the temperature range of 8 K to 450 K, the  $\Delta SS$  shows a slight increasing trend. When the temperature reaches 475 K, the  $\Delta SS$  abnormally increases. This may be related to the fact that the oxygen vacancies generated by thermal excitation provide more traps, and charge capture occurs in the gate oxide through thermally assisted tunnelling, leading to an increase in  $\Delta SS$  [28].

The relationship between the  $I_D-V_D$  curves and temperature of a-IGZO TFT is shown in Figure 4. In the low-temperature range, the  $I_D$  decreases with decreasing temperature; in the high-temperature range, the  $I_D$  increases with increasing temperature.



**Figure 4.** (a) The relationship between the  $I_D-V_D$  curve and low-temperature changes. The  $I_D$  decreases with the temperature decreases. (b) The relationship between the  $I_D-V_D$  curve and high-temperature changes. The  $I_D$  increases with the temperature increases.

The variation relationship between a-IGZO TFT devices and temperature was simulated using TCAD. Specifically, the a-IGZO mobility model related to lattice temperature was used to simulate the changes in device electrical characteristics with temperature. The mobility model was designed to work in conjunction with the defect density model of electronic states [29]. Physical models such as the IGZO.TOKYO temperature model, Shockley–Read–Hall (SRH) generation and recombination, and Fermi statistical model were used in the simulation process [30]. The  $I_D$ – $V_D$  curve obtained from TCAD simulation showed a consistent trend with the experimental test results as a function of temperature. Figure 5 shows the variation curve of channel electron concentration with temperature in TCAD simulation. As the temperature increases, the channel electron concentration significantly increases.





Figure 5. Channel electron concentration variation with temperature for TCAD simulation.

Figure 6a,c show the linear temperature dependence of the logarithm of  $I_D$  and 1/kT under different  $V_G$  voltages at low and high temperatures, respectively, and satisfies the Arrhenius relationship. The relationship between drain current and temperature is described by the Arrhenius Equation (5) [31,32].

$$I_{DS} = I_{DS0} \exp(-\frac{E_A}{kT})$$
(5)

where *k* is the Boltzmann constant, *T* is the temperature,  $E_A$  is the active energy,  $I_{DS0}$  is the pre-factor, and  $E_A$  and  $I_{DS0}$  are gate-voltage-dependent quantities.



**Figure 6.** (a) The linear low-temperature dependence between the logarithm of  $I_D$  and 1/kT under different  $V_G$  voltages; lines are used to extract  $E_A$ . (b)  $E_A$  as a function of  $V_G$  within different low-temperature ranges, (c) the linear high-temperature dependence between the logarithm of  $I_D$  and 1/kT under different  $V_G$  voltages. (d)  $E_A$  as a function of  $V_G$  within different high-temperature ranges.

The transport of charge carriers in channels is mainly influenced under different temperatures and  $V_{\rm G}$  by three transport mechanisms, namely variable range hopping (VRH), trap-limited conduction (TLC), and percolation [33]. Among them, when  $V_{\rm G}$  is small, at lower temperatures, carriers in the tail states lack sufficient thermal energy to cross the mobility edge (above a specific energy level near the conduction band minimum), and


₹

 $V_{\rm G}({\rm V})$ 

hence, transport is dominated by carriers undergoing VRH, tunneling between localized tail states, with lower carrier mobility in the channel, resulting in small  $I_{\rm D}$ . At higher temperatures, Fermi-level  $(E_{\rm F})$  in the localized tail states and transport is dominated by TLC where carriers are thermally excited from the localized tail states to the extended states above mobility edge, resulting in an increase in carrier mobility and I<sub>D</sub> compared to low temperatures; when  $V_{\rm G}$  is large, as  $E_{\rm F}$  efficiently moves above the mobility edge, percolation-dominated transport is observed for all temperatures, with higher carrier mobility in the channel, resulting in large  $I_{\rm D}$ .

The activation energy of drain current shows differences in the temperature ranges of 50–150 K, 200–300 K, 300–375 K, and 400–475 K. The activation energy corresponding to different  $V_G$  in the higher-temperature region is generally higher than that in the lowertemperature region. Specifically, Figure 6b,d summarize the variation curves of activation energy with gate voltage over different temperature ranges. This is because for amorphous semiconductor TFTs, most of the charge induced by the gate electric field goes into the tail states, with a small fraction going into the conduction band [34]. As the gate voltage increases, the movement of  $E_{\rm F}$  towards  $E_{\rm C}$  leads to a change of the occupancy of the localized state, which in turn leads to a gradual decrease in activation energy [22].

Figure 7 shows the  $I_D$ - $V_G$  curves with  $V_D$  = 0.1 V and  $V_D$  = 1 V under different temperatures. Usually, the  $V_{\text{TH}}$  shift in short-channel TFT devices is denoted by draininduced barrier lowering (DIBL), which originates from the effective lowering of the barrier for current conducting between source and channel [35,36]. To determine the DIBL characteristics, we used the DIBL factor ( $\lambda_{DIBL}$ ) defined in the Equation (6) [36].



 $V_{\rm G}({\rm V})$ 

$$\lambda_{DIBL} = \frac{V_T(@V_{D1} = 0.1V) - V_T(@V_{D2} = 1V)}{V_{D2} - V_{D1}}$$
(6)

**Figure 7.** (a) Variation of  $I_D$ – $V_G$  curves for IGZO TFT at  $V_D$  = 0.1V and  $V_D$  = 1V within the temperature range of 150–300 K; (b) the DIBL effect of IGZO TFT varies with temperature at extremely low temperature; (c) variation of  $I_{\rm D}$ - $V_{\rm G}$  curves for IGZO TFT at  $V_{\rm D}$  = 0.1V and  $V_{\rm D}$  = 1V within the temperature range of 300-400 K; (d) the DIBL effect of IGZO TFT varies with temperature at extremely high temperature.

It is worth noting that when IGZO TFT is exposed to harsh temperature environments, such as temperatures below 150 K and above 425 K, the DIBL effect becomes more severe, as shown in Figure 7b,d. The reason is as follows: At extremely low temperature, the carrier mobility and density decrease, resulting in a more uneven electric field between the gate and channel of the transistor, making it more difficult to control the channel and leading to adverse DIBL effects; at high temperature, the thermally excited oxygen atoms will leave their original positions and generate vacancies as the temperature increases. Oxygen vacancies act as electron donors as  $V_{\rm O} = V_{\rm O}^{2+} + 2e^{-}$  [37,38]. The oxygen vacancies near the drain side and source side affect the overall carrier concentration of the active channel. As  $V_D$  increases,  $V_{TH}$  shifts in the negative direction, and the number of thermally excited oxygen atoms increases with temperature, resulting in a more severe DIBL. The  $\Delta \lambda_{DIBL}$  of IGZO TFT at different temperatures is summarized in Table 1.

T (K) T (K)  $\Delta \lambda_{DIBL}$  (mV/V)  $\Delta \lambda_{DIBL}$  (mV/V) 8 355.5 325 10.52 50 75.5 350 -11.08100 375 -10.9862.5 29.2 33.32 150 400 200 15.5 425 133.32 250 10.5 450 466.22

0

**Table 1.** The  $\Delta \lambda_{DIBL}$  of IGZO TFT varies with temperature.

In order to analyze the effect of temperature on the charge transfer mechanism of IGZO TFT, the noise characteristics of the device at different temperatures were studied. At room temperature, the normalized drain current noise spectral density  $(S_{ID}/I_D^2)$  and the transconductance to drain current squared  $(g_m/I_D)^2$  of IGZO TFT exhibited an approximate trend of variation with drain current, as shown in Figure 8a. Among them, the  $S_{ID}/I_D^2$  was extracted at f = 0.1 Hz for the device. This indicates that the noise spectral density and transconductance of IGZO TFT satisfy the carrier number fluctuation (CNF) theory shown in Equations (7) and (8) [3,39].

$$\frac{S_{ID}}{I_D}^2 = \left(\frac{g_m}{I_D}\right)^2 \cdot S_{Vfb} \tag{7}$$


475

with

300

$$S_{Vfb} = \frac{q^2 N_t k T \lambda}{W L C_{ox}{}^2 f} \tag{8}$$

where  $S_{Vfb}$  is the power spectral density of flat-band voltage fluctuations,  $N_t$  is the volume trap density, kT is the thermal energy,  $\lambda$  is the oxide tunneling attenuation distance, WL is the channel area,  $C_{ox}$  the gate oxide capacitance per unit area, and f is the frequency [40]. The extracted value of  $S_{Vfb}$  is 8.9 × 10<sup>-13</sup> V<sup>2</sup>/Hz for the IGZO TFT device in this work.




**Figure 8.** (a) The  $S_{ID}/I_D^2$  and the  $(g_m/I_D)^2$  as functions of drain current, in which  $S_{ID}/I_D^2$  follows the trend of  $(g_m/I_D)^2$ ; (b) the relationship between  $S_{ID}$  and frequency at different temperatures, in which  $S_{ID}$  shows an increasing trend with the temperature increases.

>1166.2


The relationship between the drain current noise spectral density and frequency at different temperatures is shown in Figure 8b. The  $S_{ID}$  of the drain current increases with the increase of temperature, which confirms the degradation mechanism of the active layer of IGZO TFT devices being thermally excited under high-temperature conditions, resulting in an increase in carrier concentration.

The inverter circuit was designed based on the IGZO TFT device, as shown in Figure 9. The transistor T1 with gate drain short circuit is used as the load transistor, T2 is the driving transistor, and the aspect ratios of T1 and T2 are 2/0.5 (µm) and 30/0.5 (µm), respectively. The purpose of using a large-sized T2 is to provide sufficient driving capacity for the inverter to increase output swing. The voltage transmission characteristic (VTC) curve of the inverter was tested at different temperatures and is shown in Figure 8, where the power supply voltage  $V_{DD} = 3$  V. In low-temperature environments, the VTC curve shifts to the right as the temperature decreases; in a high-temperature environment, the VTC curve moves horizontally to the left with the temperature increases. This is consistent with the trends of the  $I_D-V_G$  curves of IGZO TFT in Figure 2a,b under low- and high-temperature environments, respectively. This is reasonable because compared to the output drain current of a single transistor, the presence of load transistor T1 in the inverter converts the drain current of transistor T2 into output voltage.



**Figure 9.** (a) The VTC curve of the inverter composed of IGZO TFT varies with low temperature. The inserted diagram is the circuit diagram of the inverter, with T1 as the load transistor and T2 as the drive transistor; (b) the VTC curve of the inverter composed of IGZO TFT varies with high temperature.

In order to analyze the impact of temperature on the inverter circuit, key parameters affecting inverter performance, such as noise margin values and switching thresholds, were extracted based on the VTC curves at different temperatures. At 300 K, the input low ( $V_{IL}$ ) and high ( $V_{IH}$ ) voltage and the output low ( $V_{OL}$ ) and high ( $V_{OH}$ ) voltage were extracted from the voltage unit gain points ( $dV_{OUT}/dV_{IN} = -1$ ), respectively. The specific relationship between the key parameters of the inverter and temperature is shown in Figure 10. Both the high noise margin ( $N_{MH} = |V_{OH}-V_{IH}|$ ) and low noise margin ( $N_{ML} = |V_{IL}-V_{OL}|$ ) show an increasing trend with the increased temperature [41]. The switching threshold voltage ( $V_{M}$ ) of the inverter is defined as the point where  $V_{IN} = V_{OUT}$  [42]. It is expected that the  $V_{M}$  is located near the midpoint of the voltage swing ( $V_{DD}/2$ ). As shown in Figure 8, it can be seen that the  $V_{M}$  shows a decreasing trend with the temperature increasing.





#### 4. Conclusions

In this work, the electrical performance of IGZO TFT devices and related circuits were studied in the wide temperature range of 8–475 K. The experimental results show that within the range of 250–350 K, the IGZO TFT device is less affected by temperature and exhibits high- and low-temperature resistance. When the temperature exceeds this range, the device exhibits a certain degree of performance degradation with the temperature increases or decreases, and the DIBL effect of the device will gradually become significant. When the temperature reaches a high temperature of 475 K, the device cannot turn off normally, indicating that the gate control ability of the device is seriously affected at high temperatures. The 1/f noise characteristics of the device show a significant increase in noise spectral density with increasing temperature, indicating to an increase in carrier concentration. This work provides a reference for the application research of IGZO-based integrated circuits in harsh environments.

**Author Contributions:** Funding acquisition, J.B. and G.X.; methodology, J.W. and J.B.; software, J.W.; investigation, J.W.; writing—original draft preparation, J.W.; writing—review and editing, J.B.; supervision, M.L. All authors have read and agreed to the published version of the manuscript.

**Funding:** This research was funded by the State Key Laboratory Special Funding Project of Simulation and Effects of Strong Pulse Radiation Environment (No. SKLIPR2109).

Data Availability Statement: Data are contained within the article.

Acknowledgments: The authors would like to thank all the participants in this study.

**Conflicts of Interest:** Author Mengxin Liu was employed by the company Beijing Zhongke Newmicro Technology Co., Ltd. The remaining authors declare that the research was conducted in the absence of any commercial or financial relationships that could be construed as a potential conflict of interest.

## References

- 1. Zhu, Y.; He, Y.L.; Jiang, S.S.; Chen, C.S.; Wan, Q. Indium–gallium–zinc–oxide thin-film transistors: Materials, devices and applications. J. Semicond. 2021, 42, 031101. [CrossRef]
- Choi, S.; Kim, S.; Jang, J.; Kim, J.; Kim, D.M.; Choi, S.J.; Mo, H.S.; Lee, S.M.; Kim, D.H. Oxygen content and bias influence on amorphous InGaZnO TFT-based temperature sensor performance. *IEEE Electron Device Lett.* 2019, 40, 1666–1669. [CrossRef]
- Tang, H.Y.; Li, Y.T.; Sokolovskij, R.; Sacco, L.; Zheng, H.; Ye, H.Y.; Yu, H.Y.; Fan, X.J.; Tian, H.; Ren, T.L.; et al. Ultra-high sensitive NO<sub>2</sub> gas sensor based on tunable polarity transport in CVD-WS<sub>2</sub>/IGZO pn heterojunction. ACS Appl. Mater. Interfaces 2019, 11, 40850–40859. [CrossRef] [PubMed]
- Bai, Z.H.; Gong, T.Z.; Duan, X.L.; Wang, J.W.; Xiao, K.; Geng, D.; Li, L. Low frequency noise of Channel-All-Around (CAA) InGaZnO field effect transistors. *IEEE Electron Device Lett.* 2022, 43, 2117–2120. [CrossRef]

- 5. Liao, C.W. Mobility impact on compensation performance of AMOLED pixel circuit using IGZO TFTs. J. Semicond. 2019, 40, 022403. [CrossRef]
- Masashi, O.; Yoshinori, A.; Kazuki, T.; Tatsuki, K.; Satoru, O.; Akio, S.; Kunihiro, F.; Shuhei, N.; Tatsuya, O.; Ryota, H.; et al. 3D-Stacked CAAC-In-Ga-Zn oxide FETs with gate length of 72nm. In Proceedings of the IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 7–11 December 2019; pp. 1950–1953.
- Kang, Y.Y.; Han, K.Z.; Kumar, A.; Wang, C.K.; Sun, C.; Zhou, Z.P.; Zhou, J.R.; Gong, X. Back-End-of-Line compatible fully depleted CMOS inverters employing Ge p-FETs and a-InGaZnO n-FETs. *IEEE Electron Device Lett.* 2021, 42, 1488–1491. [CrossRef]
- Han, K.Z.; Samanta, S.; Xu, S.Q.; Wu, Y.; Gong, X. High field temperature-independent field-effect mobility of amorphous indium-gallium-zinc oxide thin-film transistors: Understanding the importance of equivalent-oxide-thickness downscaling. *IEEE Trans. Electron Devices* 2021, 68, 118–124. [CrossRef]
- 9. Kim, M.J.; Park, H.J.; Yoo, S.; Cho, M.H.; Jeong, J.K. Effect of channel thickness on performance of ultra-thin body IGZO field-effect transistors. *IEEE Trans. Electron Devices* 2022, *69*, 2409–2416. [CrossRef]
- 10. Kamiya, T.; Nomura, K.; Hosono, H. Electronic structure of the amorphous oxide semiconductor a-InGaZnO<sub>4-x</sub>: Tauc-Lorentz optical model and origins of subgap states. *Phys. Status Solidi A* **2009**, *206*, 860–867. [CrossRef]
- Sheng, J.; Hong, T.; Lee, H.; Kim, K.; Sasase, M.; Kim, J.; Hosono, H.; Park, J.S. Amorphous IGZO TFT with high mobility of ~70 cm<sup>2</sup>/vs via vertical dimension control using PEALD. ACS Appl. Mater. Interfaces 2019, 43, 40300–40309. [CrossRef] [PubMed]
- 12. Chatterjee, I.; Zhang, E.X.; Bhuva, B.L. Bias dependence of total-dose effects in bulk FinFETs. *IEEE Trans. Nucl. Sci.* 2013, 60, 4476–4482. [CrossRef]
- Ho, D.; Choi, S.; Kang, H. In situ radiation hardness study of amorphous Zn-In-Sn-O thin-film transistors with structural plasticity and defect tolerance. ACS Appl. Mater. Interfaces 2023, 15, 33751–33762. [CrossRef] [PubMed]
- 14. Costa, J.C.; Pouryazdan, A.; Panidi, J. Flexible IGZO TFTs and their suitability for space applications. *IEEE J. Electron Devices Soc.* **2019**, *7*, 1182–1190. [CrossRef]
- 15. Park, S.; Song, M.K.; Sung, T. Effect of X-ray irradiation on a-IGZO and LTPS thin-film transistors for radiography applications. *Appl. Surf. Sci.* 2021, 550, 149237. [CrossRef]
- Kim, D.G.; Kim, J.U.; Lee, J.S. Negative threshold voltage shift in an a-IGZO thin film transistor under X-ray irradiation. *RSC Adv.* 2019, 9, 20865–20870. [CrossRef] [PubMed]
- 17. Dayananda, G.K.; Rai, C.S.; Jayarama, A. Simulation model for electron irradiated IGZO thin film transistors. *J. Semicond.* **2018**, 39, 022002. [CrossRef]
- 18. Pan, C.C.; Yang, S.B.; Chen, L.L. Improvement in bias stability of IGZO TFT with etching stop structure by UV irradiation treatment of active layer island. *IEEE J. Electron Devices Soc.* 2020, *8*, 524–529. [CrossRef]
- Guo, Z.; Li, K.; Li, X. Total-Ionizing-Dose Effects in IGZO Thin-Film Transistors. *IEEE Trans. Nucl. Sci.* 2023, 70, 2002–2007. [CrossRef]
- Dayananda, G.K.; Rai, C.S.; Jayarama, A. Study of radiation resistance property of a-IGZO thin film transistors. In Proceedings of the 2016 IEEE International Conference on Recent Trends in Electronics, Information & Communication Technology (RTEICT), Bangalore, India, 20–21 May 2016; pp. 1816–1819.
- Wang, H.B.; Bi, J.S.; Bu, J.H.; Liu, H.N.; Zhao, F.Z.; Cao, H.J.; Ai, C. Characteristics of 22 nm UTBB-FDSOI technology with an ultra-wide temperature range. *Semicond. Sci. Technol.* 2022, *37*, 105004. [CrossRef]
- Estrada, M.; Rivas, M.; Garduño, I.; Avila-Herrera, F.; Cerdeira, A.; Pavanello, M.; Mejia, I.; Quevedo-Lopez, M.A. Temperature dependence of the electrical characteristics up to 370 K of amorphous In-Ga-ZnO thin film transistors. *Microelectron. Reliab.* 2016, 56, 29–33. [CrossRef]
- Chang, G.W.; Chang, T.C.; Jhu, J.C.; Tsai, T.M.; Chang, K.C.; Syu, Y.E.; Tai, Y.H.; Jian, F.Y.; Hung, Y.C. Temperature-dependent instability of bias stress in InGaZnO thin-film transistors. *IEEE Trans. Electron Devices* 2014, 61, 2119–2124. [CrossRef]
- Yan, G.P.; Yang, H.; Liu, W.B.; Zhou, N.; Hu, Y.P.; Shi, Y.F.; Gao, J.F.; Tian, G.L.; Zhang, Y.D.; Fan, L.J.; et al. Mechanism analysis of ultralow leakage and abnormal instability in InGaZnO thin-film transistor toward DRAM. *IEEE Trans. Electron Devices* 2022, 69, 2417–2422. [CrossRef]
- Samanta, S.; Chand, U.; Xu, S.; Han, K.Z.; Wu, Y.; Wang, C.; Kumar, A.; Velluri, H.; Li, Y.; Fong, X.Y.; et al. Low subthreshold swing and high mobility amorphous indium–gallium–zinc-oxide thin-film transistor with thin HfO<sub>2</sub> gate dielectric and excellent uniformity. *IEEE Electron Device Lett.* 2020, 41, 856–859. [CrossRef]
- Charlene, C.; Katsumi, A.; Hideya, K.; Jerzy, K. Density of states of a-InGaZnO from temperature-dependent field-effect studies. IEEE Trans. Electron Devices 2009, 56, 1177–1183.
- 27. Takechi, K.; Nakata, M.; Eguchi, T.; Yamaguchi, H.; Kaneko, S. Comparison of ultraviolet photo-field effects between hydrogenated amorphous silicon and amorphous InGaZnO<sub>4</sub> thin-film transistors. *Jpn. J. Appl. Phys.* **2009**, *48*, 010203. [CrossRef]
- Durante, O.; Intonti, K.; Viscardi, L. Subthreshold Current Suppression in ReS<sub>2</sub> Nanosheet-Based Field-Effect Transistors at High Temperatures. ACS Appl. Nano Mater. 2023, 6, 21663–21670. [CrossRef]
- Abe, K.; Sato, A.; Takahashi, K.; Kumomi, H.; Kamiya, T.; Hosono, H. Mobility-and temperature-dependent device model for amorphous In–Ga–Zn–O thin-film transistors. *Thin Solid Films* 2014, 559, 40–43. [CrossRef]
- Sarkar, A. Device simulation using Silvaco ATLAS tool. In *Technology Computer Aided Design*; CRC Press: Boca Raton, FL, USA, 2018; pp. 203–252.

- He, H.Y.; Liu, Y.; Yin, J.L.; Wang, X.L.; Lin, X.N.; Zhang, S.D. Introducing effective temperature into Arrhenius equation with Meyer-Neldel rule for describing both Arrhenius and non-Arrhenius dependent drain current of amorphous InGaZnO TFTs. *Solid-State Electron.* 2021, 181, 108011. [CrossRef]
- 32. He, H.; Xiong, C.; Yin, J.L.; Wang, X.L.; Lin, X.N.; Zhang, S.D. Analytical drain current and capacitance model for amorphous InGaZnO TFTs considering temperature characteristics. *IEEE Trans. Electron Devices* **2020**, *67*, 3637–3644. [CrossRef]
- Chakraborty, W.; Ye, H.; Grisafe, B.; Lightcap, I.; Datta, S. Low thermal budget (<250 °C) dual-gate amorphous indium tungsten oxide (IWO) thin-film transistor for monolithic 3-D integration. *IEEE Trans. Electron Devices* 2020, 67, 5336–5342.
- Takechi, K.; Nakata, M.; Eguchi, T.; Yamaguchi, H.; Kaneko, S. Temperature-Dependent Transfer Characteristics of Amorphous InGaZnO<sub>4</sub> Thin-Film Transistors. *Jpn. J. Appl. Phys.* 2009, 48, 011301. [CrossRef]
- 35. Samanta, S.; Han, K.Z.; Sun, C.; Wang, C.K.; Kumar, A.; Thean, A.V.Y.; Gong, X. Amorphous InGaZnO thin-film transistors with sub-10-nm channel thickness and ultra scaled channel length. *IEEE Trans. Electron Devices* **2021**, *68*, 1050–1056. [CrossRef]
- Yang, T.J.; Kim, J.H.; Ryoo, C.I.; Myoung, S.J.; Kim, C.W.; Baeck, J.H.; Bae, J.U.; Noh, J.Y.; Lee, S.W.; Park, K.S.; et al. Analysis of Drain-Induced Barrier Lowering in InGaZnO Thin-Film Transistors. *IEEE Trans. Electron Devices* 2023, 70, 121–126. [CrossRef]
- Yang, C.I.; Chang, T.C.; Liao, P.Y.; Chen, L.H.; Chen, B.W.; Chou, W.C.; Chen, G.F.; Lin, S.C.; Yeh, C.Y.; Tsai, C.M.; et al. Drain-Induced-Barrier-Lowing-Like effect induced by oxygen-vacancy in scaling-down via-contact type amorphous InGaZnO thin-film transistors. *IEEE J. Electron Devices Soc.* 2018, 6, 685–690. [CrossRef]
- Park, J.S.; Jeong, J.K.; Mo, Y.G.; Kim, H.D. Improvements in the device characteristics of amorphous indium gallium zinc oxide thin-film transistors by Ar plasma treatment. *Appl. Phys. Lett.* 2007, *90*, 262106. [CrossRef]
- Vodapally, S.; Jang, Y.I.; Kang, I.M.; Cho, I.K.; Lee, J.H.; Bae, Y.; Ghibaudo, G.; Cristoloveanu, S.; Im, K.S.; Lee, J.H. 1/f-Noise in AlGaN/GaN nanowire omega-finfets. *IEEE Electron Device Lett.* 2016, *38*, 252–254.
- Sindhuri, V.; Son, D.H.; Lee, D.G.; Sakong, S.H.; Jeong, Y.H.; Cho, I.T.; Lee, J.H.; Kim, Y.T.; Cristoloveanu, S.; Bae, Y.H.; et al. 1/f noise characteristics of AlGaN/GaN FinFETs with and without TMAH surface treatment. *Microelectron. Eng.* 2015, 147, 134–136. [CrossRef]
- Zhang, Y.; Hu, S.J.; Zhou, Y.F.; Wu, T.W.; Peng, Y.; Deng, H.C.; Bao, X.Q.; Zeng, Q.B. A Two-Dimensional MoS<sub>2</sub> device and CMOS inverter based on the plasma immersion doping technique. *J. Electron. Mater.* 2023, *52*, 5218–5226. [CrossRef]
- Chen, J.B.; Liu, Z.H.; Wang, H.Y.; He, Y.; Zhu, X.X.; Ning, J.; Zhang, J.C.; Hao, Y. A GaN complementary FET inverter with excellent noise margins monolithically integrated with power gate-injection HEMTs. *IEEE Trans. Electron Devices* 2022, 69, 51–56. [CrossRef]

**Disclaimer/Publisher's Note:** The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of MDPI and/or the editor(s). MDPI and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content.