**5. Experimental Results**

The proposed self-adaptive storage scheme was implemented in a 0.18 um standard CMOS process. The physical design and the chip die are shown in Figure 8. The control unit layout occupies a low die area of 125 um × 50 um.

**Figure 8.** Physical design of the unit and the fabricated die.
