Next Article in Journal
Quantification of DNA by a Thermal-Durable Biosensor Modified with Conductive Poly(3,4-ethylenedioxythiophene)
Previous Article in Journal
Geodetic and Remote-Sensing Sensors for Dam Deformation Monitoring
 
 
Search for Articles:
Title / Keyword
Author / Affiliation / Email
Journal
Article Type
 
 
Advanced Search
 
Section
Special Issue
Volume
Issue
Number
Page
 
Journals
Sensors
Volume 18
Issue 11
10.3390/s18113683
sensors-logo
Submit to this Journal Review for this Journal Propose a Special Issue
► Article Menu

Article Menu

share Share announcement Help format_quote Cite question_answer Discuss in SciProfiles
first_page
settings
Order Article Reprints
Font Type:
Arial Georgia Verdana
Font Size:
Aa Aa Aa
Line Spacing:
Column Width:
Background:
Article

Analysis and Design of a CMOS Ultra-High-Speed Burst Mode Imager with In-Situ Storage Topology Featuring In-Pixel CDS Amplification

by
Linkun Wu
1,2,*,
David San Segundo Bello
1,
Philippe Coppejans
1,
Jan Craninckx
1,
Andreas Süss
1,
Maarten Rosmeulen
1,
Piet Wambacq
1,2 and
Jonathan Borremans
1
1
Imec, 3001 Heverlee, Belgium
2
Department of Electronics and informatics (ETRO), Vrije Universiteit Brussel, 1050 Brussels, Belgium
*
Author to whom correspondence should be addressed.
Sensors 2018, 18(11), 3683; https://doi.org/10.3390/s18113683
Submission received: 23 September 2018 / Revised: 20 October 2018 / Accepted: 26 October 2018 / Published: 30 October 2018
(This article belongs to the Section Physical Sensors)
Browse Figures
Versions Notes

Abstract

This paper presents an in-situ storage topology for ultra-high-speed burst mode imagers, enabling low noise operation while keeping a high frame depth. The proposed pixel architecture contains a 4T pinned photodiode, a correlated double sampling (CDS) amplification stage, and an in-situ memory bank. Focusing on the sampling noise, the system level trade-off of the proposed pixel architecture is discussed, showing its advantages on the noise, power, and scaling capability. Integrated with an AC coupling CDS stage, the amplification is obtained by exploiting the strong capacitance to the voltage relation of a single NMOS transistor. A comprehensive noise model is developed for optimizing the trade-off between the area and noise. As a proof-of-concept, a prototype imager with a 30 µm pixel pitch was fabricated in a CMOS 130 nm technology. A 108-cell memory bank is implemented allowing dense layout and parallel readout. Two types of CDS amplification stages were investigated. Despite the limited memory capacitance of 10 fF/cell, the photon transfer curves of both pixel types were measured over different operation speeds up to 20 Mfps showing a noise performance of 8.4 e−.
Keywords: image sensors; in-situ storage; ultra-high-speed imaging; burst mode; million frames per second; in-pixel amplification image sensors; in-situ storage; ultra-high-speed imaging; burst mode; million frames per second; in-pixel amplification

Share and Cite

MDPI and ACS Style

Wu, L.; San Segundo Bello, D.; Coppejans, P.; Craninckx, J.; Süss, A.; Rosmeulen, M.; Wambacq, P.; Borremans, J. Analysis and Design of a CMOS Ultra-High-Speed Burst Mode Imager with In-Situ Storage Topology Featuring In-Pixel CDS Amplification. Sensors 2018, 18, 3683. https://doi.org/10.3390/s18113683

AMA Style

Wu L, San Segundo Bello D, Coppejans P, Craninckx J, Süss A, Rosmeulen M, Wambacq P, Borremans J. Analysis and Design of a CMOS Ultra-High-Speed Burst Mode Imager with In-Situ Storage Topology Featuring In-Pixel CDS Amplification. Sensors. 2018; 18(11):3683. https://doi.org/10.3390/s18113683

Chicago/Turabian Style

Wu, Linkun, David San Segundo Bello, Philippe Coppejans, Jan Craninckx, Andreas Süss, Maarten Rosmeulen, Piet Wambacq, and Jonathan Borremans. 2018. "Analysis and Design of a CMOS Ultra-High-Speed Burst Mode Imager with In-Situ Storage Topology Featuring In-Pixel CDS Amplification" Sensors 18, no. 11: 3683. https://doi.org/10.3390/s18113683

APA Style

Wu, L., San Segundo Bello, D., Coppejans, P., Craninckx, J., Süss, A., Rosmeulen, M., Wambacq, P., & Borremans, J. (2018). Analysis and Design of a CMOS Ultra-High-Speed Burst Mode Imager with In-Situ Storage Topology Featuring In-Pixel CDS Amplification. Sensors, 18(11), 3683. https://doi.org/10.3390/s18113683

Note that from the first issue of 2016, this journal uses article numbers instead of page numbers. See further details here.

Article Metrics

Back to TopTop