Next Article in Journal
Analysis and Mechanism Study of Residual Stress during the Spontaneous Crystallisation Process of Molten Titanium-Containing Blast Furnace Slag
Previous Article in Journal
Solution-Processed Monolithic Tandem Perovskite/n-Si Hybrid Solar Cells Using MoO3/InZnO Bilayer-Based Interconnecting and Window Layers
Previous Article in Special Issue
Optimization of Layer Transfer and Photolithography for Device Integration of 2D-TMDC
 
 
Search for Articles:
Title / Keyword
Author / Affiliation / Email
Journal
Article Type
 
 
Advanced Search
 
Section
Special Issue
Volume
Issue
Number
Page
 
Journals
Crystals
Volume 14
Issue 1
10.3390/cryst14010069
crystals-logo
Submit to this Journal Review for this Journal Propose a Special Issue
► Article Menu

Article Menu

share Share announcement Help format_quote Cite question_answer Discuss in SciProfiles thumb_up
...
Endorse textsms
...
Comment
first_page
settings
Order Article Reprints
Font Type:
Arial Georgia Verdana
Font Size:
Aa Aa Aa
Line Spacing:
Column Width:
Background:
Review

Transistor-Based Synaptic Devices for Neuromorphic Computing

by
Wen Huang
1,
Huixing Zhang
1,
Zhengjian Lin
1,
Pengjie Hang
2 and
Xing’ao Li
1,3,*
1
Jiangsu Provincial Engineering Research Center of Low Dimensional Physics and New Energy, Nanjing University of Posts and Telecommunications, 9 Wenyuan Road, Nanjing 210023, China
2
State Key Laboratory of Silicon and Advanced Semiconductor Materials, Zhejiang University, Hangzhou 310027, China
3
School of Science, Zhejiang University of Science & Technology, Hangzhou 310027, China
*
Author to whom correspondence should be addressed.
Crystals 2024, 14(1), 69; https://doi.org/10.3390/cryst14010069
Submission received: 14 December 2023 / Revised: 2 January 2024 / Accepted: 4 January 2024 / Published: 9 January 2024
(This article belongs to the Special Issue Advances in Low-Dimensional Materials for Electronics and Sensing Applications)
Browse Figures
Versions Notes

Abstract

:
Currently, neuromorphic computing is regarded as the most efficient way to solve the von Neumann bottleneck. Transistor-based devices have been considered suitable for emulating synaptic functions in neuromorphic computing due to their synergistic control capabilities on synaptic weight changes. Various low-dimensional inorganic materials such as silicon nanomembranes, carbon nanotubes, nanoscale metal oxides, and two-dimensional materials are employed to fabricate transistor-based synaptic devices. Although these transistor-based synaptic devices have progressed in terms of mimicking synaptic functions, their application in neuromorphic computing is still in its early stage. In this review, transistor-based synaptic devices are analyzed by categorizing them into different working mechanisms, and the device fabrication processes and synaptic properties are discussed. Future efforts that could be beneficial to the development of transistor-based synaptic devices in neuromorphic computing are proposed.

1. Introduction

The von Neumann computer plays important roles in artificial intelligence and data computing [1], and it is believed to be one of the most noteworthy electronic devices so far. However, von Neumann computing needs substantial data transmission between processors and memory units in the system, which may cause high energy consumption and a time delay effect. Moreover, the von Neumann computer can only perform prespecified programs and cannot execute unstructured and real-time problems [2]. By contrast, the human brain can implement high-speed information processing parallelly with low energy consumption and excellent fault-tolerance capabilities [3,4]. It can be considered an efficient and perfect biological computing system. Therefore, neuromorphic computing, i.e., brain-like computing, is regarded as the most efficient way to the von Neumann bottleneck.
The human brain is a complex neuronal network that is composed of approximately 1013 neurons and 1015 synapses [5,6]. An image of a human brain synapse structure, including the presynaptic and postsynaptic terminals and a synaptic cleft, is shown in Figure 1a. In the synapse, action potentials are usually triggered after information has been perceived. Once the action potential spreads toward the axon terminal, the synaptic cleft aids the secretion of neurotransmitters (chemical signals) and their transmission to the dendrites of postsynaptic neurons [7]. After excitatory/inhibitory neurotransmitters are released, excitatory postsynaptic currents (EPSCs)/inhibitory postsynaptic currents (IPSCs) are formed and can then be improved or weakened depending on the external signals’ rate and strength. This occurrence is known as biological synaptic plasticity, which is crucial to the processing of external information for the human neural network [8]. The plasticity may include EPSCs/IPSCs, short-term potentiation/depression (STP/STD), long-term potentiation/depression (LTP/LTD), spike-time-dependent plasticity (STDP), as well as spike-rate-dependent plasticity (SRDP) based on various processed information conditions [9,10,11]. STP/STD is the temporary enhancement/inhibition of neural connections [12], while LTP/LTD is synaptic plasticity with long-memory retention. As shown in Figure 1b, STDP evolution depends on the order and interval of the external stimulus arriving at the synaptic terminals [13], and it is widely regarded as a basic learning mechanism for the brain. SRDP describes synaptic plasticity based on external pulses with different frequencies. This kind of plasticity plays major roles in cognitive behavior for the human brain [13,14,15,16,17].
In principle, neuromorphic computing for learning and processing information utilizes various plasticity behaviors in the human brain neural network [20,21]. It is therefore an essential prerequisite to fabricate hardware array devices that can mimic these synaptic functions for the construction of artificial neural networks (Figure 1c) [18]. A transistor is a multiterminal electronic device that has been investigated substantially [22,23,24,25]. It can be used for information detection and some memristive systems [26,27,28], indicating the possible application of transistors as synaptic devices in neuromorphic computing. Transistor-based synaptic devices have the advantage of synergistic control capabilities arising from their multigate characteristics [29], and they are expected to mimic synaptic plasticity with a considerable dynamic range and superior linearity [30]. Given that the dimensional scaling of the devices has followed Moore’s law for decades, synaptic transistors are also improving in terms of size [31]. A high-quality synaptic transistor with a nanoscale size can be fabricated [32,33,34], benefiting from the developed complementary metal oxide semiconductor (CMOS) technology. These characteristics assure the fabrication of synaptic devices with high density and the mimicking of synaptic functions with high performance. An artificial neural network based on a transistor array synaptic system can be used for pattern recognition through specific training [19,35,36,37], which is demonstrated in Figure 1d. This network contains 625 input neurons and 10 output neurons, with complete connection through 625 × 10 synapse weights on the basis of a hard array architecture. Pattern recognition for Modified National Institute of Standard and Technology (MNIST) was successfully achieved on the basis of this computing system. Various low-dimensional inorganic materials such as silicon nanomembranes, carbon nanotubes, nanoscale metal oxides, and two-dimensional materials have demonstrated special electronic properties [38,39]. Researchers have substantially investigated these synaptic transistors based on these low-dimensional materials for the realization of this kind of similar task in recent years [40], and these transistors have demonstrated excellent potentials for neuromorphic computing. However, synaptic properties still need to be improved on the basis of their application requirements. Herein, the fabrication methods, working mechanisms, and properties of these transistor-based synaptic devices are discussed in the current work. Perspectives for future development are also analyzed.

2. Different Working Mechanisms of Synaptic Transistor Devices

2.1. Capture and Release of Carriers

In consideration of distinct bandgap offsets in semiconductor devices [41], the heterojunctions formed in these devices can be classified into type-I, type-II, and type-III. A built-in electric field in a typical type-II heterojunction causes the generated electrons and holes to move in opposite directions through the interface; then, the conductivity of the devices can be regulated on the basis of the carrier distribution and trapping effects. This mechanism can be used for mimicking synaptic functions in synaptic transistor devices.
Yin et al. fabricated a hybrid synaptic transistor device based on organo-lead halide perovskite (MAPbI3) and a silicon nanomembrane (Si NM) [42]. Its schematic is demonstrated in Figure 2a. Si-on-insulator (SOI) wafers (purchased from Soitec) were used as the substrate in the device; the Si NM was used as the channel; and the perovskite thin film was used as the light absorption layer, which was obtained through a spinning-coating (SC) method. The patterned Au electrodes were then prepared via thermal evaporation (TE) through a shadow mask, which was used to achieve a channel size of 25 µm (length) × 500 µm (width). TE deposition is a common method to form metal electrodes, while the SC method has the advantages of simple operation and low cost. These methods are widely used in the preparation of synaptic devices [43,44,45].
The working mechanism of this device can be described through energy band alignment, as demonstrated in Figure 2b,c. A type-II heterojunction is formed at the interface of Si NM and MAPbI3. Photogenerated electrons and holes are formed in MAPbI3 in response to an optical pulse. The photogenerated holes are effectively moved into the Si NM under the driving of the built-in electric field between Si NM and MAPbI3. The recombination of photogenerated holes and electrons must overcome the barrier between Si NM and MAPbI3. Therefore, the concentration of holes in Si NM could further increase in response to consecutive external optical pulses, and it contributes to the conductance enhancement of the synaptic transistor, as shown in Figure 2d. Therefore, the device can successfully mimic synaptic functions of EPSC and STP-to-LTP transition, under optical stimulation. Furthermore, the Fermi level shifted toward the valence band maximum in Si NM when the device worked at a negative gate voltage. This negative gate voltage caused the energy band of Si NM to curve seriously at the Si–NM/MAPbI3 interface, heightening the built-in electric field between Si NM and MAPbI3. Consequently, the trapping capability increased, which is more beneficial for the device to mimic LTP with a high dynamic range. The energy consumption of this synaptic transistor is ~1 pJ at VD = 0.01 V with a spike width of 200 ms, the energy consumption of which is 900 times smaller than conventional CMOS technology and approximated biological synaptic events [46,47]. However, such energy consumption must be further reduced to meet the requirements of neuromorphic computing. Synaptic devices on the basis of the hybrid structure of lead perovskites and other materials, such as organic semiconductors and metal oxides, have also been reported, and they successfully mimicked various synaptic functions and promoted the development of photosynapse transistors [43,44].
Crystals 14 00069 g002
Figure 2. (a) Three-terminal synaptic device based on MAPbI3 and silicon membrane. Band structure diagram of the (b) synaptic device at VG = 0 and (c) VG < 0. (d) EPSC response of the devices in response to an optical spike. Reproduced with permission from Ref. [42]; Copyright 2020 American Chemical Society. (e) Synaptic transistor based on the CsBi3I10/single-walled carbon nanotube (SWCNT) hybrid film. (f) Band diagram of the hybrid structure based on CsBi3I10 and SWCNTs. Reproduced with permission from Ref. [48]; Copyright 2019 WILEY-VCH. (g) Synaptic transistor and its transfer curves at initial state (black) and after ultraviolet (UV)-light illumination (red). (h) Carrier distribution in the device during and after UV-light illumination. (i) Postsynaptic current response of the device stimulated by consecutive UV-light pulses. Adapted with permission from Ref. [49]; Copyright 2018 Applied Physics Letters.
Figure 2. (a) Three-terminal synaptic device based on MAPbI3 and silicon membrane. Band structure diagram of the (b) synaptic device at VG = 0 and (c) VG < 0. (d) EPSC response of the devices in response to an optical spike. Reproduced with permission from Ref. [42]; Copyright 2020 American Chemical Society. (e) Synaptic transistor based on the CsBi3I10/single-walled carbon nanotube (SWCNT) hybrid film. (f) Band diagram of the hybrid structure based on CsBi3I10 and SWCNTs. Reproduced with permission from Ref. [48]; Copyright 2019 WILEY-VCH. (g) Synaptic transistor and its transfer curves at initial state (black) and after ultraviolet (UV)-light illumination (red). (h) Carrier distribution in the device during and after UV-light illumination. (i) Postsynaptic current response of the device stimulated by consecutive UV-light pulses. Adapted with permission from Ref. [49]; Copyright 2018 Applied Physics Letters.
Crystals 14 00069 g002
However, these lead perovskites are toxic and harmful to the environment [50,51,52,53,54]. Compared with traditional lead perovskite materials, lead-free perovskite materials have low toxicity and broad application prospects, which have attracted people’s attention [55,56,57,58,59]. Liu et al. fabricated a lead-free perovskite transistor based on CsBi3I10 and single-walled carbon nanotubes (SWCNTs), as seen in Figure 2e [48]. CsBi3I10 was used as the light absorption layer, and an SWCNT was used as the channel. Silicon wafer with a thermally grown SiO2 on its surface was used as the substrate. SWCNT film was obtained by drop-casting (DC) its precursor solution onto the substrate. The CsBi3I10 thin film was prepared on the SWCNT using the SC technique. The TE technique was employed to grow Au electrodes on the SWCNT layer through a shadow mask. Based on a mechanism similar to the work of Pi et al. [42], the lead-free CsBi3I10/SWCNTs hybrid transistors can mimic synaptic functions, such as EPSC, PPF, and STP-to-LTP transition [60,61]. In addition, synaptic transistors utilizing bulk heterojunctions have been reported. For example, indacenodithiophene-co-benzothiadiazole (IDTBT) and [6,6]-phenyl-C61-butyric acid methyl ester (PCBM) materials were hybridized to prepare optoelectronic synaptic transistors via the SC method [19]. As a result of the formed bulk heterojunctions in this device, the synaptic behavior of EPSC/IPSC, PPF/PPD, and LTP/LTD was successfully mimicked.
Defects, including various atom vacancies and various dangling bands of nanocrystals, are common in materials that could trap carriers [62,63,64]. These defects contribute to carrier trapping and regulation of the conductivity in synaptic transistors. For example, a transistor synaptic device was developed by Li et al. on the basis of the structure of indium gallium zinc oxide (IGZO)/aluminum oxide (Al2O3) [49]. The schematic of this device structure and its transfer curves are demonstrated in Figure 2g. Through atomic layer deposition (ALD), a 30 nm thick Al2O3 film was obtained on the Si substrate. Meanwhile, a 50 nm IGZO thin layer was formed on the Al2O3 film via radio frequency magnetron sputtering (RFMS). A 20 µm (length) × 40 µm (width) channel pattern was obtained through lithography and wet etching techniques. Then, the Au/Ti electrodes were deposited on the basis of this pattern through the electron beam evaporation (EBE) method in the transistor device. The transfer curves of the devices before and after ultraviolet (UV)-light illumination are demonstrated in Figure 2h. Following UV-light illumination, the transfer curve shifts to the left, indicating a drop in the device’s threshold voltage (Vth). This decrease is attributed to the photogenerated holes that were captured by the oxygen vacancies in the Al2O3 films and/or the IGZO/Al2O3 interface (Figure 2h). Based on this vacancy-trapping effect, postsynaptic currents of the device increased in response to the consecutive UV-light pulse (Figure 2i). Various synaptic functions, such as PPF and LTP, could be mimicked in this structure. Many synaptic devices have been investigated substantially and shown to mimic synaptic functions based on similar mechanisms [65,66,67,68]. It should be mentioned that charge-trap-flash-based synaptic transistors were successfully fabricated based on a silicon nitride film as the charge-trapping layer and a silicon film as the channel layer in transistor devices [69,70]. Some oxide materials were employed to be the dielectric layers in these devices. Defects in the silicon nitride layer are utilized as the carrier-trapping centers. Th is type-based synaptic devices have the advantages of nonvolatile memory, high reliability, and low variation properties, exhibiting the greatest commercialization application potentials for neuromorphic computing. This demonstrates that introducing defect states via special material selection and structure design in synaptic devices would help to trap the carriers and mimic synaptic functions. In addition, some works about synaptic transistors based on the ionization and deionization of oxygen vacancies have been reported and are discussed below [71,72].

2.2. Ionization and Neutralization of Oxygen Vacancies

Oxygen vacancies (Vo) are abundant in oxide semiconductors. The ionization and neutralization of Vo play critical roles for persistent photoconductivity (PPC) behavior. Vo could trap electrons; thus, when the oxide semiconductor materials are subjected to light with a photon energy greater than the energy gap from the neutral to ionized states, the ionization of Vo produces excess charges, which contribute to an increase in the conductivity of the oxide semiconductor. The reduction in conductivity through neutralization may take a long time because of the barrier to the neutralization of the ionized Vo [73,74]. Therefore, mimicking different synaptic activities can be achieved on the basis of the PPC effect in nanoscale metal-oxide-based transistor synaptic devices [75,76,77].
For example, Duan et al. demonstrated a synaptic device based on a nanoscale oxide semiconductor InGaCdO (IGCO) film, as shown in Figure 3a [78]. The radio frequency sputtering technique was employed to prepare the IGCO film on the SiO2/Si substrate. The EBE technique was used to obtain the Ti/Au source/drain electrodes through a shadow mask. The obtained device, whose transfer curves are shown in Figure 3c, was 600 µm in length and 800 µm in width. The curves of the device revealed that its mobility values for the linear and saturation field regions are as large as 106 and 89.9 cm2 V−1 s−1, respectively. These mobility values suggest that IGCO-based transistor synaptic devices have high optical response properties since the response and its mobility are positively related. In response to external optical spikes, the electrons can be directly excited when the photon energy is greater than the energy gap of Vo (left part of Figure 3b). Afterward, it is neutralized by overcoming its barrier after eliminating the optical spikes. When the photon energy is less than the energy gap of Vo (right part of Figure 3b), Vo and weakly bounded oxygen ionization (Owb2−) could trap the photogenerated holes from the acceptor defects, and the conductivity could then be regulated. This process is called hole-mediated transition [79]. On the basis of these effects, the device could respond to a spectral bandwidth from UV to near-infrared light and mimicked various synaptic functions, such as STP and LTP. However, the STDP behavior has not been mimicked in IGZO-based transistor synaptic devices based on optical stimulation.
Interestingly, Wang et al. reported an oxide semiconductor InZnO phototransistor (Figure 3d), which can mimic STDP based on photoelectric synergy effects [80]. The InZnO layer was prepared on glass substrates through the SC method. The TE technique was used to deposit patterned Al electrodes on the InZnO layer through a shadow mask. A device with a channel size of 1600 µm (width) × 80 µm (length) was obtained. The ion–gel dielectric as the gate terminal in the device was prepared on the InZnO layer based on the razor blade and transfer techniques using tweezers. The conductivity can be regulated through the gate terminal. A large photoresponse effect can be observed in the device when it is exposed to 275 nm of deep-ultraviolet (DUV) light. Synaptic functionalities, including EPSC, PPF, and photoelectric potentiation–depression functions, were successfully mimicked in the device based on its PPC and electrical erasing effects. Meanwhile, synaptic weights may be regulated by the synergistic actions of postsynaptic voltage spikes and presynaptic DUV light, thus achieving STDP. The working mechanism is explained in Figure 3e–h, which demonstrate the energy band of the InZnO–Al contact in the device under dark or illuminated conditions. Specifically, Figure 3e shows the energy band alignment under dark conditions without Vds and Vgs, indicating a symmetrical band structure. As shown in Figure 3f, the device used thermionic emission as the primary transport channel when it was biased at Vds = 1 V for Vgs = −1 V. When the device was under DUV illumination (Figure 3g), electron–hole pairs were generated. Some holes were trapped by defect centers in the metal semiconductor interface region with the assistance of Vds = 1 V, which resulted in a shrinking of the barrier width between Al and InZnO. When Vds was increased to 2 V, additional photogenerated holes accumulated at the interface (Figure 3h), allowing increased electron injection due to the further narrowing of the barrier width. Therefore, the photogenerated carriers were modulated in the channel based on the synergism effects. Therefore, asymmetric STDP and symmetric STDP were obtained easily in response to external DUV optical and voltage pulses (Figure 3i (I–IV)), thus overcoming the biggest challenge for the realization of STDP learning rules in optoelectronic synaptic devices [81,82].

2.3. Ion-Gated Synaptic Transistors

Ions exist in the electrolyte dielectric layer of ion-gated transistors (IGTs), and these ions can be effectively utilized to modulate the channel conductivity in response to external spikes [83,84]. When a weak voltage (VG) is applied to the gate terminal, positive or negative charges can accumulate at the interface of the electrolyte and semiconductor in the devices. These positive/negative charges include electrons and holes in the semiconductor materials and cations and anions in the electrolyte [85]. This accumulation at the interface regulates the channel conductance of the IGT; this phenomenon is called the electric double layer (EDL) effect. After the removal of the gate voltage, these charges can return to the initial state within a short time. STP can be mimicked in ion-gated synaptic transistors on the basis of this effect [86]. When a large voltage is applied to the gate electrode, the ions in the electrolyte can be inserted into the channel, leading to a phase transition change and resistivity switching [87], which can still be maintained for a long period even after the gate voltage is removed. This process is called the electrochemical doping effect, and LTP can be mimicked on the basis of this property in synaptic transistors [88].
A nanoscale tungsten–oxide (WO3) thin-film transistor synaptic device (Figure 4a) was demonstrated by Yang et al. using the EDL and electrochemical doping mechanisms [89]. The 30 nm WO3 thin film was used as the conductive channel, and it was grown on a LaAlO3 substrate via pulsed laser deposition (PLD). Photolithography and argon–ion etching methods were used to form a channel pattern, which was employed to prepare a Cr adhesion layer (3 nm) and a Au layer (100 nm) through TE on the channel layer as electrodes. Subsequently, an ionic liquid DEME-TFSI was dropped onto the 500 µm (length) × 50 µm (width) channel to complete the device. Figure 4b illustrates how DEME+ (TFSI−) ions in the ionic liquid (IL) accumulated at the IL/channel interface with a positive VG that was less than the threshold value of the hydrolysis reaction (VT). Once VG was removed, the DEME+ (TFSI−) ions in the IL relaxed and merged within a short period. On the basis of this EDL effect, STP can be mimicked in the device. As shown in Figure 4c, the water molecules contaminated in the IL can be separated into protons and hydroxyls if VG is larger than VT. Even when VG is eliminated, a stable HxWO3 phase is formed due to the proton-intercalation-induced change in valence from W6+ to W5+. This method allows the device to mimic synaptic functions, such as EPSC, STDP, and STP-to-LTP transition. Many synaptic devices have been studied for neuromorphic computing based on these EDL and electrochemical doping mechanisms [90,91,92,93,94,95].
Synaptic transistors based on two-dimensional (2D) materials have also been investigated on the basis of these mechanisms. Using 2D α-phase molybdenum oxide (α-MoO3) as the channel and an ionic liquid 1-ethyl-3-methylimidazolium bis-(trifluoromethanesulfonyl)-imide as the gate terminal, Yang et al. established a synaptic transistor [97]. A 2D α-MoO3 was obtained using mechanical exfoliation and transfer techniques while the ionic liquid gate was prepared via the drip method. The TE process was employed to obtain Cr/Au (5 nm/60 nm) electrodes. This liquid might function as both the gate dielectric layer and a water electrolysis cell that provides protons and hydroxyls for the device, similar to the work of Jin et al. [89]. Therefore, this device can mimic the synaptic functions of EPSC, LTP, and LTD based on the same mechanism, with an energy consumption of 9.6 pJ per spike. Meanwhile, Zhu et al. demonstrated an ion-gated synaptic transistor based on the hybrid structure of a polymer electrolyte (LiClO4 dissolved in polyethylene oxide) and WSe2 (Figure 4d) [96]. The WSe2 layer was obtained utilizing the ME and transfer methods. This layer was used as the channel in the device. The electrodes were prepared via EBE and then patterned via electron beam lithography. The polymer electrolyte layer was prepared through a DC method. Various behaviors, such as EPSC and STP, are mimicked on the basis of the same mechanism (Figure 4e,f). As a result of the small size advantage of the 2D WSe2 materials, the energy consumption is approximately 30 fJ per spike. This energy consumption is similar to that of biological synapses in terms of magnitude, demonstrating great application potential in neuromorphic computing [7]. However, these synaptic transistors suffer from large-scale integration challenges due to the fluidity of their ionic liquid electrolytes. Subsequently, Yang et al. demonstrated an all-solid-state, environment-independent synaptic transistor with α-MoO3 nanosheets as the channel [45]. In this device, Li ion-based solid dielectric materials were used as the gate terminal. This device can mimic synaptic functions, such as EPSC and LTP/LTD, on the basis of a similar mechanism. This solid dielectric avoids the fluidity drawback of liquid dielectrics, assuring that the all-solid-state transistor synaptic device exhibits excellent cycle-to-cycle and device-to-device variations (<12%), thereby promoting the development of ion-gated synaptic transistors in neuromorphic computing.

2.4. Ferroelectric Polarization

Recently, ferroelectric field effect transistors (FeFETs) have been investigated substantially as next-generation computing devices because they can exhibit excellent memory performances as synaptic devices [98]. Under external electrical stimulation, the polarized states are formed by separating the positive and negative charges in the ferroelectric materials; these states can regulate the conductivity of the materials [99,100]. After the removal of the applied electric field, the polarized states do not disappear instantaneously, indicating excellent memory properties. This characteristic leads to a superior multidomain polarization switching ability for ferroelectric materials; hence, ferroelectric multilevel channel conductance can be reached in FeFET devices [101,102,103]. These ferroelectric materials have then been used as a channel in FeFET-based synaptic devices [104,105,106,107]. For example, Tang et al. fabricated a ferroelectric synaptic transistor based on α-indium selenide (α-In2Se3) (Figure 5a) [108]. In2Se3 nanosheets were used as the channels and were obtained using a conventional Scotch tape-based exfoliation method and the transfer technique. The EBE technique was used to prepare the Ti/Pd metal electrodes on the In2Se3 layer through the mask. When a negative voltage was applied to the gate electrode of the resulting FeFET device, the positive charges were drawn to the lower surface of the In2Se3 layer, and the negative charges were repelled to the upper surface, as demonstrated in Figure 5b. This phenomenon is called out-of-plane (OOP) polarization. Meanwhile, in-plane (IP) polarization pointing from left to right could be formed if external voltage is applied in the source–drain electrodes, as illustrated in Figure 5c. The OOP and IP polarizations in α-In2Se3 materials can be coupled, and would cooperate to regulate the conductivity of the material [109,110,111]. This influence is reflected in Figure 5d,e, which demonstrate that Ids can be regulated in response to external negative/positive gate spikes. When the gate voltage was removed, the ferroelectric polarization did not immediately relax back to its original state; thus, conductivity could be maintained for a while. Conductivity could be enhanced if a second gate voltage spike is introduced in this case. Based on these characteristics, this device could successfully implement the mimicking of synaptic functions such as EPSC, PPF, STP-to-LTP transition, and LTD. However, the dynamic range in this device was relatively small. Subsequently, Tang et al. substituted SiO2 for HfO2 as the gate dielectric in α-In2Se3-based synaptic transistors [112]. HfO2 is a kind of high-k ferroelectric material, and a dynamic range of 158 was reached in the device based on this dielectric material.
Ferroelectric materials can act as a dielectric layer in synaptic transistors [114,115,116,117,118]. Based on the characteristics of switchable polarization, a ferroelectric thin film as the gate dielectric can regulate the charge distribution and transport in the channel [119,120,121]. For example, Luo et al. fabricated a synaptic transistor on the basis of a bilayer structure of 2D semiconductor materials, WS2 and ferroelectric PbZr0.2Ti0.8O3 (PZT) thin film, as shown in Figure 5f [113]. The PZT thin films were fabricated on the SrRuO3-layer-buffered SrTiO3 substrates via the PLD technique. WS2 flakes were prepared onto the PZT films based on the Scotch tape-based ME and transfer techniques. Given the excellent optical absorption properties of the WS2 film, its multilevel channel conductance values regulated with the aid of the permanent polarization PZT layer can be reached after applying optical pulses, as shown in Figure 5g. Interestingly, the conductance states of this WS2/PZT device can be erased by applying electrical pulses from the gate. Hence, the WS2/PZT transistors can respond to optical and electrical stimulus to mimic synaptic functions, such as EPSC, PPF, STP, LTP, and LTD. Numerous works on synaptic transistors based on PZT as gate terminals have been reported [122,123]. However, PZT is toxic owing to its lead content, which may limit its application. Jerry et al. prepared a synaptic transistor based on a lead-free ferroelectric material Hf0.5Zr0.5O2 (HZO), which was used as the ferroelectric dielectric layer in the device [124]. HZO was first prepared via the ALD technique and its multiple ferroelectric domains were formed after annealing at 600 °C. Appropriate gate voltage pulses can partially polarize the multiple ferroelectric domains of HZO, which then regulate the conductance of the channel. STDP was then successfully mimicked in HZO-based synaptic transistors based on its excellent polarization properties.
To realize the applications of these transistor-based synapses in neuromorphic computing, a neural network system based on synaptic transistors is needed. Currently, system integration of array synaptic transistor devices with various logic circuits based on NAND, AND, as well as NOR gates has been implemented for constructing the neural network system [125,126,127,128,129]. These synaptic transistors mainly conduct the computing based on the mechanisms of carrier trapping, ion-gated effects, and ferroelectric polarization. These constructed systems have comparable long-term-memory properties. The ferroelectric-based synaptic system exhibits the lowest switching voltages; the ion-gated synaptic system has the largest dynamic range update property among the three array networks. However, the synaptic parameters for these systems such as device size, energy consumption, and synaptic linearity still need to be further optimized.

3. Perspectives

The development of transistor synaptic devices has promoted the realization of brain-like computing. These devices have been fabricated on the basis of different materials, such as Si NMs, carbon nanotubes, nanoscale metal oxides, 2D materials, perovskite materials, and ferroelectric materials [130,131,132]. These materials have demonstrated great physical properties and are used as channel layers and active materials. They are mainly prepared using physical deposition methods (e.g., sputtering, evaporation techniques, PLD) and chemical methods (e.g., ALD, SC, and DC). Some 2D materials are mainly obtained through ME and transfer techniques. Meanwhile, lithography, etching, and masking methods are used to prepare nano/microscale patterned electrodes for these devices. PLD and ALD can grow high-quality thin films; there is a high-speed film deposition advantage for the magnetron sputtering technique; the cost is low for the SC method; and lithography and etching methods are necessary for obtaining nanoscale array systems. These methods demonstrate great application potential in preparing high-quality synaptic transistor devices that could mimic some basic biological synaptic plasticity functions, such as STP, LTP, LTD, SRDP, and STDP. Some progress in their synaptic properties has been achieved in these devices, benefiting from the excellent physical properties of these low-dimensional materials. However, the synaptic properties, including the dynamic range, linearity, size, energy consumption, and mimicking of inhibitory plasticity functions, still need to be improved for most devices. To clearly illustrate the synaptic properties, key synaptic parameters for these devices based on various mechanisms are demonstrated in Table 1.
The dynamic range, referring to the ratio of high-to-low current values, should be at least 100 when working as a biological synapse device [135]. Currently, the dynamic ranges for most devices are below 10 [136,137,138], indicating that they are still far from meeting application requirements. The synaptic currents for most devices exhibit nonlinear response properties, which are not conducive to information processing in brain-like computing [139]. The response properties should be as linear as possible with the number of pulses. So far, the size of most synaptic transistor devices is still at the micrometer scale [140,141,142], which is not beneficial for device integration and energy conservation [143]. Nanoscale synaptic transistor devices with a high integration density are required for the system’s application. However, this application is limited to their energy consumption because they consume magnitudes of picojoules for most single synaptic transistor devices. Furthermore, most synaptic devices hardly mimic inhibitory synaptic plasticity due to the decay time limitation of the response current. The lack of mimicking inhibitory synaptic plasticity strongly hinders their application in pattern recognition. Currently, all characteristic times of the synaptic current response are on the order of 0.1–1 s for most reported transistor synaptic devices. It is clear that this level of performance cannot yet compete with biological neurons.
The above problems in these devices are highly related to the photo-, electric-, or dual-driven response properties, which are mainly determined by the type of material utilized in the devices. To overcome these challenges, various means have been employed to address the barriers. A diagram of potential avenues based on these challenges and their expected achievements is clearly seen in Figure 6. In principle, excellent photo-, electric-, or dual-driven response properties for devices with strong carrier-trapping capabilities are required for synaptic devices. Based on these specific conditions, low-dimensional hybrid functional materials must be developed by regulating the composition, phases, and defects to improve their response and trapping properties. Moreover, an appropriate device design must be able to improve these properties. For example, bilayer hybrids of superior photon-response materials, such as perovskite and high-mobility channels (e.g., 2D materials in the transistor), are conducive to carrier separation and resistivity change. The ability to capture charge carriers in the device can be promoted by introducing a silicon nitride film with excellent trapping capabilities or an ion-migration-blocking layer, which promotes the mimicking of inhibitory synaptic functions. However, clarifying memory mechanisms for different material structures and device designs is still needed, which leaves room for further research efforts in the areas of theoretical and experimental methods. This may provide ideas for designing suitable low-energy defect centers so that magnitudes for the synaptic response and decay behaviors can be achieved at the microsecond and millisecond, respectively. This would assure the operation of a neural network with high efficiency. Deep energy defect centers may be introduced through the device structure design based on some specific active materials for ferroelectric and ion-gated effects and silicon nitride materials for carrier-trapping effects in these devices. These efforts would promote the achievement of nonvolatile analogues in these devices. In addition, high-quality thin film preparation is needed because it is beneficial for the preparation of nanoscale synaptic sizes with good uniformity. The preparation of advanced nanoscale synaptic transistor devices relies on specific fabrication processes to reach improved compatibility. Hence, further studies must develop suitable preparation techniques for fabricating these devices. For example, the various processes discussed above may be cross-referenced.
Sneak currents may exist in synaptic transistor array systems and influence system recognition. Except for the methods of 1T1R or 1S1R (a transistor or a selector connected in series with a memristor) technology, designing an asymmetric structure through changing electrodes and regulating doping in the channel may restrain the sneak currents in the systems, thereby promoting the application of synaptic transistors in neuromorphic computing. Stability properties are significant for device application. Si NMs, nanoscale metal oxide-based semiconductors, and ferroelectric materials have the advantages of excellent water/oxygen-resistant properties and efforts should be made to improve their synaptic properties for neuromorphic computing. Furthermore, a hardware transistor neuromorphic network is basically an array system, which calls for studies of advanced encapsulation processes for its final application. These endeavors would significantly promote the development of transistor synapses for future computing.

4. Conclusions

This study reviewed the working mechanisms and synaptic behaviors of transistor-based synaptic devices on the basis of various low-dimensional materials. Various preparation processes that are used to obtain these synaptic devices were also analyzed. Various important synaptic functions including STP/STD, LTP/LTD, SRDP, and STDP, were mimicked on the basis of the different mechanisms in these transistor-based synaptic devices. However, some efforts are still needed to improve synaptic properties, such as dynamic range, linearity, energy consumption, device size, and trapping abilities, and eventually fulfill their requirements for use as synaptic devices for neuromorphic computing. Further studies must be conducted from the perspective of material and device structure design, device manufacturing processes, and theoretical research. For example, silicon nitride materials, due to their excellent carrying capturing capabilities and commercialization application potentials, could be considered as trapping centers for designing perovskite and other optoelectronic material-based synaptic transistors. The simple and low-cost SC preparation method should be optimized for obtaining high-quality perovskite and other films. The design of the trapping energy level could be implemented from theoretical research to satisfy the decay time requirements of the devices. These schemes are expected to contribute substantially to the large-scale development of transistor-based synaptic devices in neuromorphic computing.

Author Contributions

W.H., conceptualization, investigation, writing—review and editing; H.Z., investigation, visualization, and writing—original draft preparation; P.H., writing—review and editing; Z.L., visualization; X.L., supervision. All authors have read and agreed to the published version of the manuscript.

Funding

This work was supported by the National Natural Science Foundation of China (62104114, 51872145).

Data Availability Statement

All data that support the findings of this study are included within the article.

Conflicts of Interest

The authors declare no competing financial interests.

References

  1. Bi, G.; Poo, M. Synaptic modifications in cultured hippocampal neurons: Dependence on spike timing, synaptic strength, and postsynaptic cell type. J. Neurosci. 1998, 18, 10464–10472. [Google Scholar] [CrossRef] [PubMed]
  2. Jin, C.; Liu, W.; Huang, Y.; Xu, Y.; Nie, Y.; Zhang, G.; He, P.; Sun, J.; Yang, J. Printable ion-gel-gated In2O3 synaptic transistor array for neuro-inspired memory. Appl. Phys. Lett. 2022, 120, 233701. [Google Scholar] [CrossRef]
  3. Lan, S.; Zhong, J.; Chen, J.; He, W.; He, L.; Yu, R.; Chen, G.; Chen, H. An optoelectronic synaptic transistor with efficient dual modulation by light illumination. J. Mater. Chem. C 2021, 9, 3412–3420. [Google Scholar] [CrossRef]
  4. Waldrop, M.M. The chips are down for Moore’s law. Nat. News 2016, 530, 7589. [Google Scholar] [CrossRef]
  5. Zhu, S.; Yu, T.; Xu, T.; Chen, H.; Dustdar, S.; Gigan, S.; Pan, Y. Intelligent computing: The latest advances, challenges, and future. Intell. Comput. 2023, 2, 0006. [Google Scholar] [CrossRef]
  6. Markram, H. The blue brain project. Nat. Rev. Neurosci. 2006, 7, 153–160. [Google Scholar] [CrossRef] [PubMed]
  7. Zhu, J.; Zhang, T.; Yang, Y.; Huang, R. A comprehensive review on emerging artificial neuromorphic devices. Appl. Phys. Rev. 2020, 7, 011312. [Google Scholar] [CrossRef]
  8. Zidan, M.A.; Strachan, J.P.; Lu, W.D. The future of electronics based on memristive systems. Nat. Electron. 2018, 1, 22–29. [Google Scholar] [CrossRef]
  9. Cohen-Cory, S. The Developing Synapse: Construction and Modulation of Synaptic Structures and Circuits. Science 2002, 298, 770–776. [Google Scholar] [CrossRef]
  10. Kuzum, D.; Yu, S.; Wong, H.P. Synaptic electronics: Materials, devices and applications. Nanotechnology 2013, 24, 382001. [Google Scholar] [CrossRef]
  11. Abbott, L.F.; Regehr, W.G. Synaptic computation. Nature 2004, 431, 796–803. [Google Scholar] [CrossRef] [PubMed]
  12. Zucker, R.S.; Regehr, W.G. Short-term synaptic plasticity. Annu. Rev. Physiol. 2002, 64, 355–405. [Google Scholar] [CrossRef] [PubMed]
  13. Atluri, P.P.; Regehr, W.G. Determinants of the Time Course of Facilitation at the Granule Cell to Purkinje Cell Synapse. J. Neurosci. 1996, 16, 5661–5671. [Google Scholar] [CrossRef] [PubMed]
  14. Rotman, Z.; Deng, P.-Y.; Klyachko, V.A. Short-Term Plasticity Optimizes Synaptic Information Transmission. J. Neurosci. 2011, 31, 14800–14809. [Google Scholar] [CrossRef] [PubMed]
  15. Fioravante, D.; Regehr, W.G. Short-term forms of presynaptic plasticity. Curr. Opin. Neurobiol. 2011, 21, 269–274. [Google Scholar] [CrossRef] [PubMed]
  16. Royer, S.; Paré, D. Conservation of total synaptic weight through balanced synaptic depression and potentiation. Nature 2003, 422, 518–522. [Google Scholar] [CrossRef] [PubMed]
  17. Harris, J.J.; Jolivet, R.; Attwell, D. Synaptic Energy Use and Supply. Neuron 2012, 75, 762–777. [Google Scholar] [CrossRef] [PubMed]
  18. Tang, J.; Yuan, F.; Shen, X.; Wang, Z.; Rao, M.; He, Y.; Wu, H. Bridging biological and artificial neural networks with emerging neuromorphic devices: Fundamentals, progress, and challenges. Adv. Mater. 2019, 31, 1902761. [Google Scholar] [CrossRef]
  19. Lee, H.E.; Park, J.H.; Kim, T.J.; Im, D.; Shin, J.H.; Kim, D.H.; Mohammad, B.; Kang, I.-S.; Lee, K.J. Novel Electronics for Flexible and Neuromorphic Computing. Adv. Funct. Mater. 2018, 28, 1801690. [Google Scholar] [CrossRef]
  20. Mao, J.; Zhou, L.; Zhu, X.; Zhou, Y.; Han, S. Photonic Memristor for Future Computing: A Perspective. Adv. Opt. Mater. 2019, 7, 1900766. [Google Scholar] [CrossRef]
  21. Zhang, J.; Dai, S.; Zhao, Y.; Zhang, J.; Huang, J. Recent Progress in Photonic Synapses for Neuromorphic Systems. Adv. Intell. Syst. 2020, 2, 1900136. [Google Scholar] [CrossRef]
  22. Jin, C.; Liu, W.; Xu, Y.; Huang, Y.; Nie, Y.; Shi, X.; Yang, J. Artificial vision adaption mimicked by an optoelectrical In2O3 transistor array. Nano Lett. 2022, 22, 3372–3379. [Google Scholar] [CrossRef] [PubMed]
  23. Sun, J.; Oh, S.; Choi, Y.; Seo, S.; Oh, M.J.; Lee, M.; Lee, W.B.; Yoo, P.J.; Cho, J.H.; Park, J. Optoelectronic Synapse Based on IGZO-Alkylated Graphene Oxide Hybrid Structure. Adv. Funct. Mater. 2018, 28, 1804397. [Google Scholar] [CrossRef]
  24. Sun, K.; Chen, J.; Yan, X. The Future of Memristors: Materials Engineering and Neural Networks. Adv. Funct. Mater. 2021, 31, 2006773. [Google Scholar] [CrossRef]
  25. Zhuo, F.; Wu, J.; Li, B.; Li, M.; Tan, C.L.; Luo, Z.; Sun, H.; Xu, Y.; Yu, Z. Modifying the Power and Performance of 2-Dimensional MoS 2 Field Effect Transistors. Research 2023, 6, 0057. [Google Scholar] [CrossRef]
  26. Yan, B.; Yang, Y.; Huang, R. Memristive dynamics enabled neuromorphic computing systems. Sci. China Inf. Sci. 2023, 66, 200401. [Google Scholar] [CrossRef]
  27. Cheng, Y.; Lin, Y.; Zeng, T.; Shan, X.; Wang, Z.; Zhao, X.; Ielmini, D.; Xu, H.; Liu, Y. Pavlovian conditioning achieved via one-transistor/one-resistor memristive synapse. Appl. Phys. Lett. 2022, 120, 133503. [Google Scholar] [CrossRef]
  28. Fu, S.; Park, J.H.; Gao, H.; Zhang, T.; Ji, X.; Fu, T.; Yao, J. Two-terminal MoS2 memristor and the homogeneous integration with a MoS2 transistor for neural networks. Nano Lett. 2023, 23, 5869–5876. [Google Scholar] [CrossRef]
  29. Dai, S.; Zhao, Y.; Wang, Y.; Zhang, J.; Fang, L.; Jin, S.; Shao, Y.; Huang, J. Recent Advances in Transistor-Based Artificial Synapses. Adv. Funct. Mater. 2019, 29, 1903700. [Google Scholar] [CrossRef]
  30. Zhong, H.; Sun, Q.-C.; Li, G.; Du, J.-Y.; Huang, H.-Y.; Guo, E.-J.; He, M.; Wang, C.; Yang, G.-Z.; Ge, C.; et al. High-performance synaptic transistors for neuromorphic computing. Chin. Phys. B 2020, 29, 040703. [Google Scholar] [CrossRef]
  31. Xie, C.; You, P.; Liu, Z.; Li, L.; Yan, F. Ultrasensitive broadband phototransistors based on perovskite/organic-semiconductor vertical heterojunctions. Light. Sci. Appl. 2017, 6, e17023. [Google Scholar] [CrossRef] [PubMed]
  32. Monalisha, P.; Kumar, A.P.S.; Wang, X.R.; Piramanayagam, S.N. Emulation of Synaptic Plasticity on a Cobalt-Based Synaptic Transistor for Neuromorphic Computing. ACS Appl. Mater. Interfaces 2022, 14, 11864–11872. [Google Scholar] [CrossRef] [PubMed]
  33. Ding, Y.-X.; Huang, K.-W.; Chen, J.-W.; Hsu, H.-H.; Ying, L.-Y.; Zhang, B.-P.; Zheng, Z.-W. Oxide-based synaptic transistors gated by solid biopolymer electrolytes. J. Mater. Sci. 2023, 58, 11740–11747. [Google Scholar] [CrossRef]
  34. Zhang, X.; Li, B.; Wang, H.; Ding, Q.; Gao, S. Study of Electronic Synaptic Characteristics in PVA Organic Field-Effect Transistors. J. Electron. Mater. 2023, 52, 5307–5314. [Google Scholar] [CrossRef]
  35. Cui, J.; An, F.; Qian, J.; Wu, Y.; Sloan, L.L.; Pidaparthy, S.; Zuo, J.-M.; Cao, Q. CMOS-compatible electrochemical synaptic transistor arrays for deep learning accelerators. Nat. Electron. 2023, 6, 292–300. [Google Scholar] [CrossRef]
  36. Li, X.; Bi, R.; Ou, X.; Han, S.; Sheng, Y.; Chen, G.; Xie, Z.; Liu, C.; Yue, W.; Wang, Y.; et al. 3D-Printed Intrinsically Stretchable Organic Electrochemical Synaptic Transistor Array. ACS Appl. Mater. Interfaces 2023, 15, 41656–41665. [Google Scholar] [CrossRef] [PubMed]
  37. Mohanty, H.N.; Tsuruoka, T.; Mohanty, J.R.; Terabe, K. Proton-Gated Synaptic Transistors, Based on an Electron-Beam Patterned Nafion Electrolyte. ACS Appl. Mater. Interfaces 2023, 15, 19279–19289. [Google Scholar] [CrossRef]
  38. Zhang, J.; Liu, D.; Ou, Q.; Lu, Y.; Huang, J. Covalent Coupling of Porphyrins with Monolayer Graphene for Low-Voltage Synaptic Transistors. ACS Appl. Mater. Interfaces 2022, 14, 11699–11707. [Google Scholar] [CrossRef]
  39. Xia, F.; Xia, T.; Xiang, L.; Ding, S.; Li, S.; Yin, Y.; Xi, M.; Jin, C.; Liang, X.; Hu, Y. Carbon Nanotube-Based Flexible Ferroelectric Synaptic Transistors for Neuromorphic Computing. ACS Appl. Mater. Interfaces 2022, 14, 30124–30132. [Google Scholar] [CrossRef]
  40. Nandan, K.; Naseer, A.; Chauhan, Y.S. Field-Effect Transistors Based on Two-dimensional Materials (Invited). Trans. Indian Natl. Acad. Eng. 2022, 8, 1–14. [Google Scholar] [CrossRef]
  41. Zhang, C.; He, T.; Zhao, J.; Liu, G.; Wang, Z.; Zhang, C. Tribo-thermoelectric and tribovoltaic coupling effect at metal-semiconductor interface. Mater. Today Phys. 2020, 16, 100295. [Google Scholar] [CrossRef]
  42. Yin, L.; Huang, W.; Xiao, R.; Peng, W.; Zhu, Y.; Zhang, Y.; Pi, X.; Yang, D. Optically Stimulated Synaptic Devices Based on the Hybrid Structure of Silicon Nanomembrane and Perovskite. Nano Lett. 2020, 20, 3378–3387. [Google Scholar] [CrossRef] [PubMed]
  43. Liu, Z.; Dai, S.; Wang, Y.; Yang, B.; Hao, D.; Liu, D.; Zhao, Y.; Fang, L.; Ou, Q.; Jin, S.; et al. Photoresponsive Transistors Based on Lead-Free Perovskite and Carbon Nanotubes. Adv. Funct. Mater. 2020, 30, 1906335. [Google Scholar] [CrossRef]
  44. Li, H.K.; Chen, T.P.; Liu, P.; Hu, S.G.; Liu, Y.; Zhang, Q.; Lee, P.S. A light-stimulated synaptic transistor with synaptic plasticity and memory functions based on InGaZnOx–Al2O3 thin film structure. J. Appl. Phys. 2016, 119, 244505. [Google Scholar] [CrossRef]
  45. Hao, D.; Zhang, J.; Dai, S.; Zhang, J.; Huang, J. Perovskite/Organic Semiconductor-Based Photonic Synaptic Transistor for Artificial Visual System. ACS Appl. Mater. Interfaces 2020, 12, 39487–39495. [Google Scholar] [CrossRef]
  46. Liu, J.; Yang, Z.; Gong, Z.; Shen, Z.; Ye, Y.; Yang, B.; Qiu, Y.; Ye, B.; Xu, L.; Guo, T.; et al. Weak Light-Stimulated Synaptic Hybrid Phototransistors Based on Islandlike Perovskite Films Prepared by Spin Coating. ACS Appl. Mater. Interfaces 2021, 13, 13362–13371. [Google Scholar] [CrossRef]
  47. Wang, K.; Dai, S.; Zhao, Y.; Wang, Y.; Liu, C.; Huang, J. Light-Stimulated Synaptic Transistors Fabricated by a Facile Solution Process Based on Inorganic Perovskite Quantum Dots and Organic Semiconductors. Small 2019, 15, e1900010. [Google Scholar] [CrossRef]
  48. Indiveri, G.; Chicca, E.; Douglas, R.J. Artificial Cognitive Systems: From VLSI Networks of Spiking Neurons to Neuromorphic Cognition. Cogn. Comput. 2009, 1, 119–127. [Google Scholar] [CrossRef]
  49. Van De Burgt, Y.Y.; Lubberman, E.; Fuller, E.J.; Keene, S.; Faria, G.C.; Agarwal, S.; Marinella, M.J.; Talin, A.; Salleo, A. A non-volatile organic electrochemical device as a low-voltage artificial synapse for neuromorphic computing. Nat. Mater. 2017, 16, 414–418. [Google Scholar] [CrossRef]
  50. Chetyrkina, M.R.; Kameneva, L.; Mishchenko, D.V.; Klimanova, E.N.; Sashenkova, T.E.; Allayarova, U.Y.; Kostyuk, S.V.; Frolova, L.A.; Aldoshin, S.M.; Troshin, P.A. Lead, tin, bismuth or organics: Assessment of potential environmental and human health hazards originating from mature perovskite PV technology. Sol. Energy Mater. Sol. Cells 2023, 252, 112177. [Google Scholar] [CrossRef]
  51. Yue, Z.; Guo, H.; Cheng, Y. Toxicity of Perovskite Solar Cells. Energies 2023, 16, 4007. [Google Scholar] [CrossRef]
  52. Yin, Y.; Yang, L.; Zhang, X.; Zhang, J. Pernicious effects and management of lead leakage from perovskite solar cells. J. Mater. Chem. A 2023, 11, 25825–25848. [Google Scholar] [CrossRef]
  53. Chen, C.; Cheng, S.; Cheng, L.; Wang, Z.; Liao, L. Toxicity, Leakage, and Recycling of Lead in Perovskite Photovoltaics. Adv. Energy Mater. 2023, 13, 2204144. [Google Scholar] [CrossRef]
  54. Chai, W.; Li, L.; Zhu, W.; Chen, D.; Zhou, L.; Xi, H.; Zhang, J.; Zhang, C.; Hao, Y. Graded Heterojunction Improves Wide-Bandgap Perovskite for Highly Efficient 4-Terminal Perovskite/Silicon Tandem Solar Cells. Research 2023, 6, 0196. [Google Scholar] [CrossRef] [PubMed]
  55. Zhou, Z.; Li, Q.; Chen, M.; Zheng, X.; Wu, X.; Lu, X.; Tao, S.; Zhao, N. High-Mobility and Bias-Stable Field-Effect Transistors Based on Lead-Free Formamidinium Tin Iodide Perovskites. ACS Energy Lett. 2023, 8, 4496–4505. [Google Scholar] [CrossRef] [PubMed]
  56. Zhang, F.; Shao, M.; Wang, C.; Wen, W.; Shi, W.; Qin, M.; Liu, Y. Photoinduced nonvolatile memory transistor based on lead-free perovskite incorporating fused Π-conjugated organic ligands. Adv. Mater. 2023, 2307326. [Google Scholar] [CrossRef] [PubMed]
  57. Chao, I.; Yang, Y.; Yu, M.; Chen, C.; Liao, C.; Lin, B.; Ni, I.; Chen, W.; Ho-Baillie, A.W.Y.; Chueh, C. Performance Enhancement of Lead-Free 2D Tin Halide Perovskite Transistors by Surface Passivation and Its Impact on Non-Volatile Photomemory Characteristics. Small 2023, 19, e2207734. [Google Scholar] [CrossRef]
  58. Geng, X.; Chen, Y.A.; Li, Y.Y.; Ren, J.; Dun, G.H.; Qin, K.; Ren, T.L. Lead-free halide perovskites for direct X-ray detectors. Adv. Sci. 2023, 10, 2300256. [Google Scholar] [CrossRef]
  59. Wei, Z.; Ding, L.; Sun, N.; Dang, L.-Y.; Sun, H.-R.; Han, J.-C.; Zhu, J.-Q.; Wang, G.-G. Lead-free CsBi3I10 perovskite based photo-enhanced triboelectric nanogenerator. Nano Energy 2023, 108, 108209. [Google Scholar] [CrossRef]
  60. Li, G.; Rivarola, F.W.R.; Davis, N.J.L.K.; Bai, S.; Jellicoe, T.C.; de la Peña, F.; Hou, S.; Ducati, C.; Gao, F.; Friend, R.H.; et al. Highly Efficient Perovskite Nanocrystal Light-Emitting Diodes Enabled by a Universal Crosslinking Method. Adv. Mater. 2016, 28, 3528–3534. [Google Scholar] [CrossRef]
  61. Takimiya, K.; Osaka, I.; Mori, T.; Nakano, M. Organic semiconductors based on [1] benzothieno [3, 2-b][1] benzothiophene substructure. Acc. Chem. Res. 2014, 47, 1493–1502. [Google Scholar] [CrossRef]
  62. Lin, Z.; Lei, J.; Wang, P.; Xu, L.; Zhang, X.; Kang, Y.; Chen, M.; Wei, G. Effects of Bromine Substitution and Vacancy Defects on the Structural and Electronic Properties of Black Orthorhombic CsPbI3 Perovskite. Phys. Status Solidi (RRL) Rapid Res. Lett. 2021, 15, 2100277. [Google Scholar] [CrossRef]
  63. Maier, J. Defect chemistry: Composition, transport, and reactions in the solid state; part II: Kinetics. Angew. Chem. Int. Ed. Engl. 1993, 32, 528–542. [Google Scholar] [CrossRef]
  64. Chen, J.; Chang, X.; Guo, J.; Gao, Q.; Zhang, X.; Liu, C.; Chen, J. Organic passivation of deep defects in Cu(In,Ga)Se2 film for geometry-simplified compound solar cells. Research 2023, 6, 0084. [Google Scholar] [CrossRef] [PubMed]
  65. Qin, X.; Lu, W.; Wang, X.; Qin, Z.; Chen, H.; Lu, G.; Lu, G.; Bu, L. Surface-modified polydimethylsiloxane with soft-plasma as dielectric layer for flexible artificial synaptic transistors. Appl. Surf. Sci. 2023, 627, 157325. [Google Scholar] [CrossRef]
  66. Wang, J.; Yang, B.; Dai, S.; Guo, P.; Gao, Y.; Li, L.; Huang, J. Weak light-stimulated synaptic transistors based on MoS2/organic semiconductor heterojunction for neuromorphic computing. Adv. Mater. Technol. 2023, 8, 2300449. [Google Scholar] [CrossRef]
  67. Liu, X.; Huang, W.; Kai, C.; Yin, L.; Wang, Y.; Liu, X.; Yang, D. Photogated synaptic transistors based on the heterostructure of 4H-SiC and organic semiconductors for neuromorphic ultraviolet vision. ACS Appl. Electron. Mater. 2023, 5, 367–374. [Google Scholar] [CrossRef]
  68. Zhou, R.; Zhang, W.; Cong, H.; Chang, Y.; Wang, F.; Liu, X. Metal oxide semiconductor nanowires enabled air-stable ultraviolet-driven synaptic transistors for artificial vision. Mater. Sci. Semicond. Process. 2023, 158, 107344. [Google Scholar] [CrossRef]
  69. Kim, H.; Park, J.; Kwon, M.-W.; Lee, J.-H.; Park, B.-G. Silicon-Based Floating-Body Synaptic Transistor with Frequency-Dependent Short- and Long-Term Memories. IEEE Electron Device Lett. 2016, 37, 249–252. [Google Scholar] [CrossRef]
  70. Seo, Y.-T.; Kwon, D.; Noh, Y.; Lee, S.; Park, M.-K.; Woo, S.Y.; Park, B.-G.; Lee, J.-H. 3-D AND-Type Flash Memory Architecture with High-κ Gate Dielectric for High-Density Synaptic Devices. IEEE Trans. Electron Devices 2021, 68, 3801–3806. [Google Scholar] [CrossRef]
  71. Kumar, M.; Abbas, S.; Kim, J. All-Oxide-Based Highly Transparent Photonic Synapse for Neuromorphic Computing. ACS Appl. Mater. Interfaces 2018, 10, 34370–34376. [Google Scholar] [CrossRef] [PubMed]
  72. Guan, X.; Wang, Z.; Hota, M.K.; Alshareef, H.N.; Wu, T. P-type SnO thin film phototransistor with perovskite-mediated photogating. Adv. Electron. Mater. 2019, 5, 1800538. [Google Scholar] [CrossRef]
  73. Duan, H.; Javaid, K.; Liang, L.; Huang, L.; Yu, J.; Zhang, H.; Gao, J.; Zhuge, F.; Chang, T.-C.; Cao, H. Broadband Optoelectronic Synaptic Thin-Film Transistors Based on Oxide Semiconductors. Phys. Status Solidi (RRL) Rapid Res. Lett. 2020, 14, 1900630. [Google Scholar] [CrossRef]
  74. Wang, J.; Chen, Y.; Kong, L.-A.; Fu, Y.; Gao, Y.; Sun, J. Deep-ultraviolet-triggered neuromorphic functions in In-Zn-O phototransistors. Appl. Phys. Lett. 2018, 113, 151101. [Google Scholar] [CrossRef]
  75. Jeon, S.; Ahn, S.-E.; Song, I.; Kim, C.J.; Chung, U.-I.; Lee, E.; Yoo, I.; Nathan, A.; Lee, S.; Ghaffarzadeh, K.; et al. Gated three-terminal device architecture to eliminate persistent photoconductivity in oxide semiconductor photosensor arrays. Nat. Mater. 2012, 11, 301–305. [Google Scholar] [CrossRef] [PubMed]
  76. Ahn, S.; Song, I.; Jeon, S.; Jeon, Y.W.; Kim, Y.; Kim, C.; Ryu, B.; Lee, J.; Nathan, A.; Lee, S.; et al. Metal Oxide Thin Film Phototransistor for Remote Touch Interactive Displays. Adv. Mater. 2012, 24, 2631–2636. [Google Scholar] [CrossRef] [PubMed]
  77. Lee, M.; Lee, W.; Choi, S.; Jo, J.; Kim, J.; Park, S.K.; Kim, Y. Brain-Inspired Photonic Neuromorphic Devices using Photodynamic Amorphous Oxide Semiconductors and their Persistent Photoconductivity. Adv. Mater. 2017, 29, 1700951. [Google Scholar] [CrossRef] [PubMed]
  78. Zhang, C.; Li, S.; He, Y.; Chen, C.; Jiang, S.; Yang, X.; Wang, X.; Pan, L.; Wan, Q. Oxide Synaptic Transistors Coupled with Triboelectric Nanogenerators for Bio-Inspired Tactile Sensing Application. IEEE Electron Device Lett. 2020, 41, 617–620. [Google Scholar] [CrossRef]
  79. Peng, C.; Jiang, W.; Li, Y.; Li, X.; Zhang, J. Photoelectric IGZO Electric-Double-Layer Transparent Artificial Synapses for Emotional State Simulation. ACS Appl. Electron. Mater. 2019, 1, 2406–2414. [Google Scholar] [CrossRef]
  80. Yu, J.; Liang, L.; Hu, L.; Duan, H.; Wu, W.; Zhang, H.; Gao, J.; Zhuge, F.; Chang, T.; Cao, H. Optoelectronic neuromorphic thin-film transistors capable of selective attention and with ultra-low power dissipation. Nano Energy 2019, 62, 772–780. [Google Scholar] [CrossRef]
  81. Kim, H.; Hwang, S.; Park, J.; Park, B.-G. Silicon synaptic transistor for hardware-based spiking neural network and neuromorphic system. Nanotechnology 2017, 28, 405202. [Google Scholar] [CrossRef] [PubMed]
  82. Covi, E.; Brivio, S.; Serb, A.; Prodromakis, T.; Fanciulli, M.; Spiga, S. Analog Memristive Synapse in Spiking Networks Implementing Unsupervised Learning. Front. Neurosci. 2016, 10, 482. [Google Scholar] [CrossRef] [PubMed]
  83. Leighton, C. Electrolyte-based ionic control of functional oxides. Nat. Mater. 2018, 18, 13–18. [Google Scholar] [CrossRef] [PubMed]
  84. Dai, S.; Chu, Y.; Liu, D.; Cao, F.; Wu, X.; Zhou, J.; Zhou, B.; Chen, Y.; Huang, J. Intrinsically ionic conductive cellulose nanopapers applied as all solid dielectrics for low voltage organic transistors. Nat. Commun. 2018, 9, 2737. [Google Scholar] [CrossRef] [PubMed]
  85. Fujimoto, T.; Awaga, K. Electric-double-layer field-effect transistors with ionic liquids. Phys. Chem. Chem. Phys. 2013, 15, 8983–9006. [Google Scholar] [CrossRef] [PubMed]
  86. Azari, R.K.; Lan, T.; Santato, C. On the factors affecting the response time of synaptic ion-gated transistors. J. Mater. Chem. C 2023, 11, 8293–8299. [Google Scholar] [CrossRef]
  87. Bisri, S.Z.; Shimizu, S.; Nakano, M.; Iwasa, Y. Endeavor of Iontronics: From Fundamentals to Applications of Ion-Controlled Electronics. Adv. Mater. 2017, 29, 1607054. [Google Scholar] [CrossRef] [PubMed]
  88. Zhang, K.; Zhao, W.; Sheng, X. Ion-gated tungsten oxide based electrochemical transistors with subthreshold slopes approaching the thermodynamic limit. Appl. Phys. A 2023, 129, 728. [Google Scholar] [CrossRef]
  89. Yang, J.T.; Ge, C.; Du, J.Y.; Huang, H.Y.; He, M.; Wang, C.; Jin, K.J. Artificial synapses emulated by an electrolyte-gated tungsten-oxide transistor. Adv. Mater. 2018, 30, 1801548. [Google Scholar] [CrossRef]
  90. Park, Y.; Kim, M.-K.; Lee, J.-S. Ion-gating synaptic transistors with long-term synaptic weight modulation. J. Mater. Chem. C 2021, 9, 5396–5402. [Google Scholar] [CrossRef]
  91. Kang, J.; Jang, Y.W.; Moon, S.H.; Kang, Y.; Kim, J.; Kim, Y.H.; Park, S.K. Symmetrically ion-gated in-plane metal-oxide transistors for highly sensitive and low-voltage driven bioelectronics. Adv. Sci. 2022, 9, 2103275. [Google Scholar] [CrossRef]
  92. Shaji, M.; Jose, F.P.; Saji, K.J.; Antony, A.; Jayaraj, M.K. Emulating synaptic plasticity in ionic liquid-gated zinc tin oxide neuromorphic transistor. J. Mater. Sci. Mater. Electron. 2022, 33, 19985–19997. [Google Scholar] [CrossRef]
  93. Choi, H.-S.; Lee, Y.-J.; Park, H.; Cho, W.-J. Biocompatible Potato-Starch Electrolyte-Based Coplanar Gate-Type Artificial Synaptic Transistors on Paper Substrates. Int. J. Mol. Sci. 2022, 23, 15901. [Google Scholar] [CrossRef]
  94. Chen, B.; Sun, S.; Fan, S.; Liu, X.; Li, Q.; Su, J. Low-Cost Fabricated MgSnO Electrolyte-Gated Synaptic Transistor with Dual Modulation of Excitation and Inhibition. Adv. Electron. Mater. 2022, 8, 2200864. [Google Scholar] [CrossRef]
  95. Mallik, S.; Tsuruoka, T.; Tsuchiya, T.; Terabe, K. Effects of Mg Doping to a LiCoO2 Channel on the Synaptic Plasticity of Li Ion-Gated Transistors. ACS Appl. Mater. Interfaces 2023, 15, 47184–47195. [Google Scholar] [CrossRef]
  96. Zhu, J.; Yang, Y.; Jia, R.; Liang, Z.; Zhu, W.; Rehman, Z.U.; Bao, L.; Zhang, X.; Cai, Y.; Song, L.; et al. Ion Gated Synaptic Transistors Based on 2D van der Waals Crystals with Tunable Diffusive Dynamics. Adv. Mater. 2018, 30, e1800195. [Google Scholar] [CrossRef]
  97. Yang, C.S.; Shang, D.S.; Liu, N.; Shi, G.; Shen, X.; Yu, R.C.; Li, Y.Q.; Sun, Y. A Synaptic Transistor based on Quasi-2D Molybdenum Oxide. Adv. Mater. 2017, 29, 1700906. [Google Scholar] [CrossRef]
  98. Kim, J.Y.; Choi, M.-J.; Jang, H.W. Ferroelectric field effect transistors: Progress and perspective. APL Mater. 2021, 9, 021102. [Google Scholar] [CrossRef]
  99. Kim, D.J.; Lu, H.; Ryu, S.; Bark, C.-W.; Eom, C.-B.; Tsymbal, E.Y.; Gruverman, A. Ferroelectric Tunnel Memristor. Nano Lett. 2012, 12, 5697–5702. [Google Scholar] [CrossRef]
  100. Chanthbouala, A.; Garcia, V.; Cherifi, R.O.; Bouzehouane, K.; Fusil, S.; Moya, X.; Xavier, S.; Yamada, H.; Deranlot, C.; Mathur, N.D.; et al. A ferroelectric memristor. Nat. Mater. 2012, 11, 860–864. [Google Scholar] [CrossRef] [PubMed]
  101. Nishitani, Y.; Kaneko, Y.; Ueda, M.; Fujii, E.; Tsujimura, A. Dynamic Observation of Brain-Like Learning in a Ferroelectric Synapse Device. Jpn. J. Appl. Phys. 2013, 52, 04CE06. [Google Scholar] [CrossRef]
  102. Liu, Q.; Liu, Y.; Li, J.; Lau, C.; Wu, F.; Zhang, A.; Li, Z.; Chen, M.; Fu, H.; Draper, J.; et al. Fully Printed All-Solid-State Organic Flexible Artificial Synapse for Neuromorphic Computing. ACS Appl. Mater. Interfaces 2019, 11, 16749–16757. [Google Scholar] [CrossRef]
  103. Nishitani, Y.; Kaneko, Y.; Ueda, M.; Morie, T.; Fujii, E. Three-terminal ferroelectric synapse device with concurrent learning function for artificial neural networks. J. Appl. Phys. 2012, 111, 124108. [Google Scholar] [CrossRef]
  104. Wang, L.; Wang, X.; Zhang, Y.; Li, R.; Ma, T.; Leng, K.; Loh, K.P. Exploring ferroelectric switching in α-In2Se3 for neuromorphic computing. Adv. Funct. Mater. 2020, 30, 2004609. [Google Scholar] [CrossRef]
  105. Guo, F.; Song, M.; Wong, M.; Ding, R.; Io, W.F.; Pang, S.; Jie, W.; Hao, J. Multifunctional Optoelectronic Synapse Based on Ferroelectric Van der Waals Heterostructure for Emulating the Entire Human Visual System. Adv. Funct. Mater. 2022, 32, 2108014. [Google Scholar] [CrossRef]
  106. Yoon, Y.; Kim, Y.; Hwang, W.S.; Shin, M. Biological UV photoreceptors-inspired Sn-doped polycrystalline β-Ga2O3 optoelectronic synaptic phototransistor for neuromorphic computing. Adv. Electron. Mater. 2023, 9, 2300098. [Google Scholar] [CrossRef]
  107. Park, S.; Lee, D.; Kang, J.; Choi, H.; Park, J.-H. Laterally gated ferroelectric field effect transistor (LG-FeFET) using α-In2Se3 for stacked in-memory computing array. Nat. Commun. 2023, 14, 6778. [Google Scholar] [CrossRef]
  108. Tang, B.; Hussain, S.; Xu, R.; Cheng, Z.; Liao, J.; Chen, Q. Novel Type of Synaptic Transistors Based on a Ferroelectric Semiconductor Channel. ACS Appl. Mater. Interfaces 2020, 12, 24920–24928. [Google Scholar] [CrossRef]
  109. Xue, F.; Zhang, J.; Hu, W.; Hsu, W.T.; Han, A.; Leung, S.F.; Li, L.J. Multidirection piezoelectricity in mono-and multilayered hexagonal α-In2Se3. ACS Nano 2018, 12, 4976–4983. [Google Scholar] [CrossRef]
  110. Xue, F.; Hu, W.; Lee, K.C.; Lu, L.S.; Zhang, J.; Tang, H.L.; Zhang, X. Room-temperature ferroelectricity in hexagonally layered α-In2Se3 nanoflakes down to the monolayer limit. Adv. Funct. Mater. 2018, 28, 1803738. [Google Scholar] [CrossRef]
  111. Cui, C.; Hu, W.-J.; Yan, X.; Addiego, C.; Gao, W.; Wang, Y.; Wang, Z.; Li, L.; Cheng, Y.; Li, P.; et al. Intercorrelated In-Plane and Out-of-Plane Ferroelectricity in Ultrathin Two-Dimensional Layered Semiconductor In2Se. Nano Lett. 2018, 18, 1253–1258. [Google Scholar] [CrossRef]
  112. Tang, B.; Li, X.; Liao, J.; Chen, Q. Ultralow power consumption and large dynamic range synaptic transistor based on α-In2Se3 nanosheets. ACS Appl. Electron. Mater. 2022, 4, 598–605. [Google Scholar] [CrossRef]
  113. Luo, Z.-D.; Xia, X.; Yang, M.-M.; Wilson, N.R.; Gruverman, A.; Alexe, M. Artificial Optoelectronic Synapses Based on Ferroelectric Field-Effect Enabled 2D Transition Metal Dichalcogenide Memristive Transistors. ACS Nano 2019, 14, 746–754. [Google Scholar] [CrossRef]
  114. Chen, L.; Wang, L.; Peng, Y.; Feng, X.; Sarkar, S.; Li, S.; Ang, K.W. A van der Waals synaptic transistor based on ferroelectric Hf0.5Zr0.5O2 and 2D tungsten disulfide. Adv. Electron. Mater. 2020, 6, 2000057. [Google Scholar] [CrossRef]
  115. Mohta, N.; Rao, A.; Remesh, N.; Muralidharan, R.; Nath, D.N. An artificial synaptic transistor using an α-In2Se3 van der Waals ferroelectric channel for pattern recognition. RSC Adv. 2021, 11, 36901–36912. [Google Scholar] [CrossRef]
  116. Maity, K.; Dayen, J.-F.; Doudin, B.; Gumeniuk, R.; Kundys, B. Single Wavelength Operating Neuromorphic Device Based on a Graphene–Ferroelectric Transistor. ACS Appl. Mater. Interfaces 2023, 15, 55948–55956. [Google Scholar] [CrossRef]
  117. Wang, X.; Feng, Z.; Cai, J.; Tong, H.; Miao, X. All-van der Waals stacking ferroelectric field-effect transistor based on In2Se3 for high-density memory. Sci. China Inf. Sci. 2023, 66, 182401. [Google Scholar] [CrossRef]
  118. He, Z.; Guan, H.; Liang, X.; Chen, J.; Xie, M.; Luo, K.; Lu, H. Broadband, polarization-sensitive, and self-powered high-performance photodetection of hetero-integrated MoS2 on lithium niobate. Research 2023, 6, 0199. [Google Scholar] [CrossRef]
  119. Lipatov, A.; Sharma, P.; Gruverman, A.; Sinitskii, A. Optoelectrical molybdenum disulfide (MoS2) ferroelectric memories. ACS Nano 2015, 9, 8089–8098. [Google Scholar] [CrossRef]
  120. Lipatov, A.; Li, T.; Vorobeva, N.S.; Sinitskii, A.; Gruverman, A. Nanodomain Engineering for Programmable Ferroelectric Devices. Nano Lett. 2019, 19, 3194–3198. [Google Scholar] [CrossRef] [PubMed]
  121. Ko, C.; Lee, Y.; Chen, Y.; Suh, J.; Fu, D.; Suslu, A.; Lee, S.; Clarkson, J.D.; Choe, H.S.; Tongay, S.; et al. Ferroelectrically Gated Atomically Thin Transition-Metal Dichalcogenides as Nonvolatile Memory. Adv. Mater. 2016, 28, 2923–2930. [Google Scholar] [CrossRef]
  122. Kim, D.; Heo, S.J.; Pyo, G.; Choi, H.S.; Kwon, H.-J.; Jang, J.E. PZT Ferroelectric Synapse TFT With Multi-Level of Conductance State for Neuromorphic Applications. IEEE Access 2021, 9, 140975–140982. [Google Scholar] [CrossRef]
  123. Jo, Y.; Lee, J.Y.; Park, E.; Kim, H.-S.; Choi, H.-J.; Mun, S.; Kim, Y.; Hur, S.; Yoon, J.H.; Jang, J.-S.; et al. Epitaxial PZT Film-Based Ferroelectric Field-Effect Transistors for Artificial Synapse. ACS Appl. Electron. Mater. 2023, 5, 4549–4555. [Google Scholar] [CrossRef]
  124. Jerry, M.J.; Dutta, S.; Kazemi, A.; Ni, K.; Zhang, J.; Chen, P.-Y.; Sharma, P.; Yu, S.; Hu, X.S.; Niemier, M.; et al. A ferroelectric field effect transistor based synaptic weight cell. J. Phys. D Appl. Phys. 2018, 51, 434001. [Google Scholar] [CrossRef]
  125. Tsai, M.-Y.; Huang, C.-T.; Lin, C.-Y.; Lee, M.-P.; Yang, F.-S.; Li, M.; Chang, Y.-M.; Watanabe, K.; Taniguchi, T.; Ho, C.-H.; et al. A reconfigurable transistor and memory based on a two-dimensional heterostructure and photoinduced trapping. Nat. Electron. 2023, 6, 755–764. [Google Scholar] [CrossRef]
  126. Lee, G.H.; Song, M.S.; Kim, S.; Yim, J.; Hwang, S.; Yu, J.; Kwon, D.; Kim, H. Ferroelectric Field-Effect Transistors for Binary Neural Network With 3-D NAND Architecture. IEEE Trans. Electron Devices 2022, 69, 6438–6445. [Google Scholar] [CrossRef]
  127. Gan, X.; Dou, W.; Hou, W.; Yuan, X.; Lei, L.; Zhou, Y.; Yang, J.; Chen, D.; Zhou, W.; Tang, D. Low-Voltage Solution-Processed Zinc-Doped CuI Thin Film Transistors with NOR Logic and Artificial Synaptic Function. Nanomaterials 2023, 13, 2345. [Google Scholar] [CrossRef]
  128. Yu, J.-M.; Lee, C.; Han, J.-K.; Lee, S.-W.; Kim, M.-S.; Im, S.G.; Choi, Y.-K. Tunable and Reconfigurable Logic Gates with Electrolyte-Gated Transistor Array Co-Integrated with Neuromorphic Synapses. IEEE Trans. Electron Devices 2022, 69, 4231–4235. [Google Scholar] [CrossRef]
  129. Zhou, W.; Jin, L.; Jia, X.; Wang, T.; Xu, P.; Zhang, A.; Huo, Z. Unsupervised Learning in Winner-Takes-All Neural Network Based on 3D NAND Flash. IEEE Electron Device Lett. 2022, 43, 374–377. [Google Scholar] [CrossRef]
  130. Yin, L.; Han, C.; Zhang, Q.; Ni, Z.; Zhao, S.; Wang, K.; Li, D.; Xu, M.; Wu, H.; Pi, X.; et al. Synaptic silicon-nanocrystal phototransistors for neuromorphic computing. Nano Energy 2019, 63, 103859. [Google Scholar] [CrossRef]
  131. Zhang, J.; Sun, T.; Zeng, S.; Hao, D.; Yang, B.; Dai, S.; Liu, D.; Xiong, L.; Zhao, C.; Huang, J. Tailoring neuroplasticity in flexible perovskite QDs-based optoelectronic synaptic transistors by dual modes modulation. Nano Energy 2022, 95, 106987. [Google Scholar] [CrossRef]
  132. Liang, K.; Wang, R.; Huo, B.; Ren, H.; Li, D.; Wang, Y.; Tang, Y.; Chen, Y.; Song, C.; Li, F.; et al. Fully Printed Optoelectronic Synaptic Transistors Based on Quantum Dot–Metal Oxide Semiconductor Heterojunctions. ACS Nano 2022, 16, 8651–8661. [Google Scholar] [CrossRef]
  133. Liu, B.; Hong, M.C.; Sahoo, M.; Ong, B.L.; Tok, E.S.; Di, M.; Lai, C.S. A fluorographene-based synaptic transistor. Adv. Mater. Technol. 2019, 4, 1900422. [Google Scholar] [CrossRef]
  134. Wang, X.; Yan, Y.; Li, E.; Liu, Y.; Lai, D.; Lin, Z.; Liu, Y.; Chen, H.; Guo, T. Stretchable synaptic transistors with tunable synaptic behavior. Nano Energy 2020, 75, 104952. [Google Scholar] [CrossRef]
  135. Park, H.L.; Lee, Y.; Kim, N.; Seo, D.G.; Go, G.T.; Lee, T.W. Flexible neuromorphic electronics for computing, soft robotics, and neuroprosthetics. Adv. Mater. 2020, 32, 1903558. [Google Scholar] [CrossRef] [PubMed]
  136. Liu, Y.; Wu, Y.; Han, H.; Wang, Y.; Peng, R.; Liu, K.; Ma, J. CuInP2S6-based electronic/optoelectronic synapse for artificial visual system application. Adv. Funct. Mater. 2024, 34, 2306945. [Google Scholar] [CrossRef]
  137. Soliman, M.; Maity, K.; Gloppe, A.; Mahmoudi, A.; Ouerghi, A.; Doudin, B.; Kundys, B.; Dayen, J.-F. Photoferroelectric All-van-der-Waals Heterostructure for Multimode Neuromorphic Ferroelectric Transistors. ACS Appl. Mater. Interfaces 2023, 15, 15732–15744. [Google Scholar] [CrossRef]
  138. Shen, C.-K.; Chaurasiya, R.; Chen, K.-T.; Chen, J.-S. Synaptic emulation via ferroelectric P (VDF-TrFE) reinforced charge trapping/detrapping in Zinc–Tin oxide transistor. ACS Appl. Mater. Interfaces 2022, 14, 16939–16948. [Google Scholar] [CrossRef]
  139. Qian, C.; Oh, S.; Choi, Y.; Seo, S.; Sun, J.; Park, J.-H.; Cho, J.H. Rational Band Engineering of an Organic Double Heterojunction for Artificial Synaptic Devices with Enhanced State Retention and Linear Update of Synaptic Weight. ACS Appl. Mater. Interfaces 2020, 12, 10737–10745. [Google Scholar] [CrossRef]
  140. Seong, S.; Park, S.; Cho, H.; Chung, Y. Highly Linear and Symmetric 2T Synaptic Device Composed of IGZO Transistors by Identical Charging and Discharging Characteristics. In Proceedings of the 2023 7th IEEE Electron Devices Technology & Manufacturing Conference (EDTM), Seoul, Republic of Korea, 7–10 March 2023; IEEE: Piscataway, NJ, USA, 2023; pp. 1–3. [Google Scholar]
  141. Dai, S.; Wang, Y.; Zhang, J.; Zhao, Y.; Xiao, F.; Liu, D.; Wang, T.; Huang, J. Wood-Derived Nanopaper Dielectrics for Organic Synaptic Transistors. ACS Appl. Mater. Interfaces 2018, 10, 39983–39991. [Google Scholar] [CrossRef]
  142. Guo, Y.; Wu, F.; Dun, G.; Cui, T.; Liu, Y.; Tan, X.; Qiao, Y.; Lanza, M.; Tian, H.; Yang, Y.; et al. Electrospun Nanofiber-Based Synaptic Transistor with Tunable Plasticity for Neuromorphic Computing. Adv. Funct. Mater. 2022, 33, 2208055. [Google Scholar] [CrossRef]
  143. van de Burgt, Y.; Melianas, A.; Keene, S.T.; Malliaras, G.; Salleo, A. Organic electronics for neuromorphic computing. Nat. Electron. 2018, 1, 386–397. [Google Scholar] [CrossRef]
Crystals 14 00069 g001
Figure 1. (a) Schematics of the human brain and a synapse structure. (b) Spike-time-dependent plasticity (STDP) function in the human brain neural network. Reproduced with permission from Ref. [13]; Copyright 1998 Society for Neuroscience. (c) A 5 × 6 neuromorphic computing array system. Reproduced with permission from Ref. [18]; Copyright 2018 WILEY-VCH. (d) System-level Modified National Institute of Science and Technology (MNIST) pattern recognition. Reproduced with permission from Ref. [19]; Copyright 2021 Royal Society of Chemistry.
Figure 1. (a) Schematics of the human brain and a synapse structure. (b) Spike-time-dependent plasticity (STDP) function in the human brain neural network. Reproduced with permission from Ref. [13]; Copyright 1998 Society for Neuroscience. (c) A 5 × 6 neuromorphic computing array system. Reproduced with permission from Ref. [18]; Copyright 2018 WILEY-VCH. (d) System-level Modified National Institute of Science and Technology (MNIST) pattern recognition. Reproduced with permission from Ref. [19]; Copyright 2021 Royal Society of Chemistry.
Crystals 14 00069 g001
Crystals 14 00069 g003
Figure 3. (a) Synaptic transistor based on IGCO. (b) Cyclic processes of ionization and neutralization for oxygen vacancies by (I) direct light-excited transitions and (II) hole-mediated transitions. (c) Transfer curves of this IGCO-based transistor device at Vds = 1 (red) and 20 V (blue), respectively. Adapted with permission from Ref. [78]; Copyright 2020 WILEY-VCH. (d) Schematic of the InZnO phototransistor synaptic device. (e) Energy band diagram illustration of the Al/InZnO/Al device with Vds = 0 V at Vgs = −1 V in a dark environment. Energy band diagram of the device with (f) Vds = 1 V at Vgs = −1 V in a dark environment, (g) Vds = 1 V at Vgs = −1 V under DUV illumination, and (h) Vds = 2 V at Vgs = −1 V under DUV illumination. (i) Asymmetric and symmetric Hebbian learning STDP rule for the phototransistor synaptic device. Adapted with permission from Ref. [80]; Copyright 2018 Applied Physics Letters.
Figure 3. (a) Synaptic transistor based on IGCO. (b) Cyclic processes of ionization and neutralization for oxygen vacancies by (I) direct light-excited transitions and (II) hole-mediated transitions. (c) Transfer curves of this IGCO-based transistor device at Vds = 1 (red) and 20 V (blue), respectively. Adapted with permission from Ref. [78]; Copyright 2020 WILEY-VCH. (d) Schematic of the InZnO phototransistor synaptic device. (e) Energy band diagram illustration of the Al/InZnO/Al device with Vds = 0 V at Vgs = −1 V in a dark environment. Energy band diagram of the device with (f) Vds = 1 V at Vgs = −1 V in a dark environment, (g) Vds = 1 V at Vgs = −1 V under DUV illumination, and (h) Vds = 2 V at Vgs = −1 V under DUV illumination. (i) Asymmetric and symmetric Hebbian learning STDP rule for the phototransistor synaptic device. Adapted with permission from Ref. [80]; Copyright 2018 Applied Physics Letters.
Crystals 14 00069 g003
Crystals 14 00069 g004
Figure 4. (a) Ion-gated WO3 synaptic transistor device. (b) Ion dynamics at VG < VT and VG = 0 V for the ion-gated synaptic device. (c) Proton and hydroxyl dynamics at VG > VT and VG = 0 V for the ion-gated synaptic device. Adapted with permission from Ref. [89]; Copyright 2018 WILEY-VCH. (d) Ion-gated WSe2-based synaptic transistor and its working mechanism. (e) Current response of the device stimulated by a single 5 V pulse. (f) Current response of the device stimulated by consecutive 5 V pulses. Reproduced with permission from Ref. [96]; Copyright 2018 Wiley-VCH.
Figure 4. (a) Ion-gated WO3 synaptic transistor device. (b) Ion dynamics at VG < VT and VG = 0 V for the ion-gated synaptic device. (c) Proton and hydroxyl dynamics at VG > VT and VG = 0 V for the ion-gated synaptic device. Adapted with permission from Ref. [89]; Copyright 2018 WILEY-VCH. (d) Ion-gated WSe2-based synaptic transistor and its working mechanism. (e) Current response of the device stimulated by a single 5 V pulse. (f) Current response of the device stimulated by consecutive 5 V pulses. Reproduced with permission from Ref. [96]; Copyright 2018 Wiley-VCH.
Crystals 14 00069 g004
Crystals 14 00069 g005
Figure 5. (a) Three-terminal In2Se3 synaptic transistor. (b) Ferroelectric polarization caused by the negative gate voltage in the out-of-plane (OOP) direction. (c) In-plane (IP) polarization induced by the source–drain voltage. (d) IDS–VDS curves measured at negative gate voltages. (e) IDS–VDS curves measured at positive gate voltages. Reproduced with permission from Ref. [108]; Copyright 2020 American Chemical Society. (f) Optoelectronic synaptic device on the basis of WS2/PZT hybrid structure and its physical properties. (g) Optical potentiation and electrical depression synaptic behaviors of the device. Adapted with permission from Ref. [113]; Copyright 2020 American Chemical Society.
Figure 5. (a) Three-terminal In2Se3 synaptic transistor. (b) Ferroelectric polarization caused by the negative gate voltage in the out-of-plane (OOP) direction. (c) In-plane (IP) polarization induced by the source–drain voltage. (d) IDS–VDS curves measured at negative gate voltages. (e) IDS–VDS curves measured at positive gate voltages. Reproduced with permission from Ref. [108]; Copyright 2020 American Chemical Society. (f) Optoelectronic synaptic device on the basis of WS2/PZT hybrid structure and its physical properties. (g) Optical potentiation and electrical depression synaptic behaviors of the device. Adapted with permission from Ref. [113]; Copyright 2020 American Chemical Society.
Crystals 14 00069 g005
Crystals 14 00069 g006
Figure 6. A diagram demonstrating the challenges, methods, and achieved properties for transistor synaptic devices and neuromorphic computing systems.
Figure 6. A diagram demonstrating the challenges, methods, and achieved properties for transistor synaptic devices and neuromorphic computing systems.
Crystals 14 00069 g006
Table 1. Property parameters of various synaptic transistors based on various mechanisms. SC, RFMS, TE, EBE, PLD, ALD, DC, and ME refer to spin coating, radio frequency magnetron sputtering, thermal evaporation, electron beam evaporation, pulse laser depositing, atomic layer deposition, drop casting, and mechanical exfoliation, respectively. S is the area magnitude of the devices; E indicates the energy consumption magnitude of the devices.
Table 1. Property parameters of various synaptic transistors based on various mechanisms. SC, RFMS, TE, EBE, PLD, ALD, DC, and ME refer to spin coating, radio frequency magnetron sputtering, thermal evaporation, electron beam evaporation, pulse laser depositing, atomic layer deposition, drop casting, and mechanical exfoliation, respectively. S is the area magnitude of the devices; E indicates the energy consumption magnitude of the devices.
MechanismsFabrication ProcessesS (μm2)E (pJ)Dynamic RangeLinearityRef.
Capture and release of carriersSC/RFMS/TE/EBE/ALD~102–~104~10−4–~102~2–~11Poor for ~55%[42,43,44,45,48,49,56,65,66,67,133]
Ionization and neutralization SC/RFMS/TE/EBE/DC~103–~105~10−2–~101~1.5–~45Poor for ~86%[76,77,78,79,80,81,82]
Ion-gated effectsSC/TE/EBE/ALD/DC/ME/PLD~104–~105~10−2–~102~1.1–~7Poor for ~71% [89,90,92,94,95,96,97,134]
Ferroelectric polarizationSC/EBE/ALD/ME/PLD~101–~104~10−2–~102~1.3–~158Poor for ~44%[108,112,113,114,115,116,122,123,124]
Disclaimer/Publisher’s Note: The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of MDPI and/or the editor(s). MDPI and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content.

Share and Cite

MDPI and ACS Style

Huang, W.; Zhang, H.; Lin, Z.; Hang, P.; Li, X. Transistor-Based Synaptic Devices for Neuromorphic Computing. Crystals 2024, 14, 69. https://doi.org/10.3390/cryst14010069

AMA Style

Huang W, Zhang H, Lin Z, Hang P, Li X. Transistor-Based Synaptic Devices for Neuromorphic Computing. Crystals. 2024; 14(1):69. https://doi.org/10.3390/cryst14010069

Chicago/Turabian Style

Huang, Wen, Huixing Zhang, Zhengjian Lin, Pengjie Hang, and Xing’ao Li. 2024. "Transistor-Based Synaptic Devices for Neuromorphic Computing" Crystals 14, no. 1: 69. https://doi.org/10.3390/cryst14010069

Note that from the first issue of 2016, this journal uses article numbers instead of page numbers. See further details here.

Article Metrics

Back to TopTop