Next Article in Journal
Investigation of Anomalous Degradation Tendency of Low-Frequency Noise in Irradiated SOI-NMOSFETs
Next Article in Special Issue
Failure Analysis for Gold Wire Bonding of Sensor Packaging Based on Experimental and Numerical Methods
Previous Article in Journal
Surface Cleanliness Maintenance with Laminar Flow Based on the Characteristics of Laser-Induced Sputtering Particles in High-Power Laser Systems
 
 
Font Type:
Arial Georgia Verdana
Font Size:
Aa Aa Aa
Line Spacing:
Column Width:
Background:
Article

Mechanical Reliability Assessment of a Flexible Package Fabricated Using Laser-Assisted Bonding

1
Graduate School of Nano IT Design Fusion, Seoul National University of Science and Technology, Seoul 01811, Republic of Korea
2
Faculty of Mechanical Engineering, Thuyloi University, 175 Tay Son, Dong Da, Hanoi 100000, Vietnam
3
Low-Carbon Integration Tech, Creative Research Section, ETRI, 218 Gajeong-ro, Yuseong-gu, Daejeon 34129, Republic of Korea
*
Author to whom correspondence should be addressed.
Micromachines 2023, 14(3), 601; https://doi.org/10.3390/mi14030601
Submission received: 28 January 2023 / Revised: 28 February 2023 / Accepted: 1 March 2023 / Published: 4 March 2023
(This article belongs to the Special Issue Emerging Packaging and Interconnection Technology)

Abstract

:
The aim of this study was to develop a flexible package technology using laser-assisted bonding (LAB) technology and an anisotropic solder paste (ASP) material ultimately to reduce the bonding temperature and enhance the flexibility and reliability of flexible devices. The heat transfer phenomena during the LAB process, mechanical deformation, and the flexibility of a flexible package were analyzed by experimental and numerical simulation methods. The flexible package was fabricated with a silicon chip and a polyimide (PI) substrate. When the laser beam was irradiated onto the flexible package, the temperatures of the solder increased very rapidly to 220 °C, high enough to melt the ASP solder, within 2.4 s. After the completion of irradiation, the temperature of the flexible package decreased quickly. It was found that the solder powder in ASP was completely melted and formed stable interconnections between the silicon chip and the copper pads, without thermal damage to the PI substrate. After the LAB process, the flexible package showed warpage of 80 μm, which was very small compared to the size of the flexible package. The stress of each component in the flexible package generated during the LAB process was also found to be very low. The flexible device was bent up to 7 mm without failure, and the flexibility can be improved further by reducing the thickness of the silicon chip. The bonding strength and environmental reliability tests also showed the excellent mechanical endurance of the flexible package.

1. Introduction

Flexible electronics have drawn much interest given their advantages and potential use in applications such as sensors, wearable devices, solar cells, displays, and batteries [1,2,3]. However, the rigidity and brittleness of silicon chips and other packaging components and materials represent a major hurdle that must be overcome before high-performance flexible devices can be realized [4,5]. Therefore, one of the main concerns to be addressed before flexible electronics can be realized is to develop a flexible packaging technology that determines the flexibility and reliability of the flexible devices. This type of flexible packaging also is the key factor in maintaining high performance capabilities, high throughput, and a low cost of flexible devices.
Currently, the packages for flexible electronics are developed using three main streams of technology: an ultra-thin silicon chip, a flexible substrate, and bonding technology that electrically connects the silicon chip and the substrate. There were various studies and remarkable achievements related to the fabrication of ultra-thin silicon chips, also known as ultra-thin chip (UTC) technology [6,7]. A flexible substrate is an essential and indispensable component to protect and support the thin silicon chip. Flexible substrates require several characteristics and properties, such as good flexibility, proper mechanical strength, lightness, a low cost, and thermal resistance. Various polymeric and metallic substrates were developed and used in flexible electronics to meet those stringent demands [8,9]. Among them, polyimide (PI) substrates are widely used due to their high mechanical robustness, flexibility, heat resistance, and low thermal deformation. Technology using a neutral plane concept is also widely used to improve the flexibility of flexible devices [10,11]. The neutral plane is the stress-free plane without tension or compression during bending.
A critical issue related to flexible device packaging is the bonding of the silicon chips to flexible polymer substrates with a low bonding temperature. Flip chip bonding technology is widely used in flexible electronics [12,13]. This technology uses solder materials to form an interconnection between the chip and the substrate using a reflow process. The melting temperature of common solder materials for bonding is, however, around 200 °C, which is relatively high compared to the glass transition temperatures of polymeric substrates. This will lead to the thermal deformation or the melting of these substrates [14]. In addition, the solidified solder bump formed after bonding is brittle and very fragile, making it vulnerable to bending stress. Therefore, various advanced bonding technologies and bonding materials were recently developed, involving the use of non-conductive paste (NCP) [15], anisotropic conductive film (ACF) [16,17], and anisotropic conductive paste (ACP) [18,19] materials. Recently, thermo-compression bonding [20], ultrasonic bonding [21], and laser bonding technologies [22] were also developed in place of the mass-reflow bonding method and are now widely used in the flexible materials industries to lower the bonding temperature and to realize uniform and stable bonding.
Despite the different novel technologies developed and the quite remarkable progress in flexible electronics, there are still various technical issues for the practical applications of the flexible devices including the lower bonding temperature to minimize the damage of the flexible substrate and improving the environmental durability in high temperature and humidity. In our previous study [23], we briefly demonstrated the feasibility of a flexible device fabricated using a laser-assisted bonding (LAB) technology and anisotropic solder paste (ASP) material mainly focused on fabrication.
In this study, we optimized the LAB fabrication conditions such as laser power and irradiation time and focused on the analysis of the mechanical reliability and flexibility of the flexible package. The LAB technology and the ASP bonding material were used to reduce thermal damage to the substrate and improve the reliability and flexibility of the flexible package. The thermo-mechanical deformation and stress of the flexible package after laser-assisted bonding were evaluated by experimental and numerical simulation methods. The bonding forces were evaluated. The flexibility of the fabricated package was also evaluated by bending tests and by a bending simulation. The environmental reliability tests were performed to validate the durability of the flexible package and bonding interface.

2. Experimental Procedure

2.1. Fabrication of the Flexible Package

To make the flexible device, a bare 8-inch silicon wafer was back-grinded using a wafer-grinding machine and polished to a thickness of 70 μm. The thin Si wafer was then cut to form a silicon chip 7 mm × 7 mm in size using a sawing machine. A copper laminated PI substrate 15 mm × 15 mm in size was used as the flexible substrate. A daisy chain pattern was fabricated on the silicon chip. The copper layer of the daisy chain pattern was coated onto the silicon chip using an electro-plating process. Figure 1 shows the daisy pattern on the PI substrate, and Figure 2 shows the fabrication process of the daisy pattern. To make the daisy chain pattern on the PI substrate, the copper layer was patterned and etched, after which the Ni/Au layer was electro-plated onto the copper layer. The thickness of the PI substrate and that of the copper layer were 70 μm and 25 μm, respectively. The thicknesses of the Ni and Au layer were 4 μm and 20 nm. The design and fabrication of the pad, mask, and silicon chip were described in detail in our previous study [23].
To bond the silicon chip and the PI substrate, an anisotropic solder paste (ASP) was screen-printed onto the metal electrode of the PI substrate using a screen printing machine. A stainless steel mask with a thickness of 50 μm was used during the screen printing process. The anisotropic solder paste is a mixture of solder powder, non-conductive polymer balls, and a thermosetting resin. The ASP contained Sn58Bi solder powder (5 vol.%) and non-conductive PMMA balls (6 vol.%) with a diameter of 20 μm. The thermosetting resin was composed of a base resin of epoxy, a curing agent, a reductant to remove oxide from the surface of the solder powder, and some additives. The ASP material in this study was developed and optimized for LAB process. No solvent or flux was present in the ASP material; thus, no vaporized gas was produced during the LAB process, and no cleaning process was necessary. During the bonding process, the electrical connection was achieved through the melted solder power, and the polymer PMMA balls acted as spacers.
After the screen printing process, the silicon chip and PI substrate were bonded using a laser-assisted bonding machine (Protec Inc., Korea, Anyang). A laser with a wavelength of 980 nm was used. The silicon chip and PI substrate were automatically aligned using an alignment system in the bonding machine. After the alignment step, a bonder header made of a transparent quartz plate was pressed at a pressure of 30 N (0.5 MPa). Figure 3 presents a schematic drawing of the laser-assisted bonding process with a homogenized rectangular laser beam. Laser light was transmitted through a quartz plate and irradiated onto the silicon chip. The silicon chip absorbed the laser energy from the laser beam and converted it into thermal energy. The heat in the silicon chip was conducted very rapidly to the copper electrodes and ASP material existing between the silicon chip and the PI substrate. The ASP material was instantaneously heated to its melting temperature, forming an electrical connection between the silicon chip and the PI substrate. After the laser irradiation step was finished, the flexible package was cooled to an ambient temperature, and the ASP material was solidified.
Before the LAB process, a series of experiments and numerical analyses were performed to optimize the LAB conditions. In particular, the optimization was focused on reducing the silicon chip temperature and bonding time as well as obtaining a temperature high enough to fully melt the solder. Through the optimization process, we finally applied a laser power of 160 W and laser irradiation time of 2 s. The size of the irradiated laser beam was equal to that of the substrate (225 mm2); therefore, the laser power density was 0.71 W/mm2. We assumed that the silicon chip was 70 mm thick and had an absorption coefficient of 29.4% [24]. The area of the silicon chip was 49 mm2. Therefore, the actual absorbed energy of the entire silicon die was as follows: 0.71 W/mm2 × 49 mm2 × 29.4% = 10.3 W.

2.2. Numerical Modeling

The laser-assisted bonding process of the silicon chip and PI substrate was analyzed using a finite element method (FEM). The heat transfer process and thermo-mechanical behavior of the flexible package during the laser bonding process were analyzed using ANSYS software. During the thermo-mechanical analysis, the deformation behavior of the flexible package and the mechanical stress of each component, which influenced the performance and reliability of the flexible package, were analyzed in detail.
Figure 4 depicts the structure and size of the numerical modeling used in this study, which were identical to those of the fabricated sample. The height and width of the printed ASP material were correspondingly 10 µm and 200 µm. Figure 5 illustrates the details of the temperature loading conditions in the simulation during the laser-assisted bonding process. First, the bottom stage below the flexible package was pre-heated to 80 °C. The laser was then irradiated onto the flexible package for 2.4 s. At the beginning of the laser irradiation step, the heat was transferred from the silicon die to the solder material very quickly. The solder then melted, and the electrical interconnection of the silicon chip and the substrate formed. Pressure force of 30 N was also applied to the flexible package during the laser irradiation step using a transparent quartz plate to ensure uniform and stable bonding during the overall bonding process, including the solder solidification and the cooling steps. As the laser irradiation time during the laser bonding process was very short, the heat transfer and bonding processes were analyzed by means of a transient process. The natural convection coefficient used was 9.75 W/m2 °C at 19 °C.
Figure 6 shows the meshing structure of the FEM model used for the flexible package. The mesh structure was divided into square quadrilateral to increase the efficiency of the simulation. The FEM model had a total of 606,410 nodes and 214,736 elements. We assumed that the flexible package had no residual stress before the laser bonding process. After the heat transfer analysis, the results of the thermal analysis of the entire structure were transferred as input for the thermo-mechanical analysis. The boundary condition for the thermo-mechanical simulation was set as follows: one corner of the flexible package was limited, while the other three corners were allowed a free movement. All interfaces between the materials were considered to be perfect with good adhesion. The stress-free temperature condition was set to room temperature, i.e., 19 °C. The stage block below the flexible package was held constant at a temperature of 80 °C during the laser bonding process. The material properties used for simulation are shown in Table 1. The behavior of the materials was linear elastic. The numerical simulation of the solidification process of the solder material when cooling and after the irradiation step was conducted using a birth and death technology.

3. Results and Discussion

3.1. Heat Transfer Analysis

During the laser irradiation process, the temperature of the flexible device was measured using an infra-red (IR) camera and with a thin-film thermocouple (K type) sensor. Figure 7a shows the temperature profile measured with a IR camera. Figure 7b presents the changes in the temperature of the silicon chip during the laser bonding process as measured by the thermocouple. When laser irradiation began, the temperature of the silicon chip increased sharply to 250 °C for less than 0.5 s, and reached nearly 300 °C at 2.4 s. After laser irradiation, the temperature of the chip decreased quickly to the bonder stage temperature of 80 °C for less than 1 s. The temperature of the chip then decreased slowly via natural convection.
The changes in the temperature of the flexible package during the laser bonding process were also investigated via a FEM simulation. Figure 8a shows the simulated temperature distribution of the silicon chip and the substrate during the laser irradiation process. The highest temperature of the silicon chip was concentrated in the middle of the chip, and the temperature gradually decreased towards the outside areas. The maximum temperature of the silicon chip was 242 °C. The maximum temperature of the PI substrate was around 221 °C. Even though the possible damage of the active silicon devices during LAB process was not yet fully investigated, the maximum temperature of around 250 °C might have degraded or caused failure of the active silicon chips depending on the application. However, the heat exposure time was very short and localized, and thus, damage to the silicon chip was expected to be very minimal. That is why LAB technology recently started to be used in semiconductor packaging [25] and micro LED packaging [26].
Figure 8b exhibits the temperature changes over time in the silicon chip during the laser bonding process. The trend of the temperature change was very similar to that of the measurement results shown in Figure 7b. The maximum temperature of the silicon chip was maintained for 2.4 s during the irradiation process. After irradiation, the temperature of the silicon chip dropped rapidly to the stage temperature of 80 °C. This process was the cooling process after irradiation. It was evident that the bonding time of 3 s in LAB technology was much faster than that of the conventional reflow bonding process which usually requires for more than 10 min.
Figure 9 depicts the simulation results of the temperature distribution of the ASP solder area underneath the silicon chip during the laser irradiation process. The region shown in red in the figure is the ASP solder. The maximum temperature in the center region of the silicon chip, which is the red-color region, was around 242 °C. The highest temperature of the ASP solder was 220 °C. Considering that the melting temperature of the ASP solder is around 140 °C, the temperature during laser irradiation process was sufficient for solder to be fully melted and form the interconnection between the silicon chip and the substrate. These results indicate that heat was effectively transferred through the silicon chip to the solder in a very short time. Some of the heat was also transferred to the PI substrate. At the end of the irradiation step, the temperature dropped rapidly, causing the solder to solidify. It was found that the numerical simulation results were in good agreement with the experimental results.
Figure 10 shows an image of the fabricated flexible device after laser bonding. The silicon chip was well bonded to the PI substrate, and the flexible device was relatively flat without any thermal deformation or damage to the PI substrate. We also conducted a cross-sectional analysis of the flexible package using an optical microscope.
Figure 11 shows an image of the bonding area in which the silicon chip was bonded to the PI substrate. The Sn58Bi solder powder in ASP was completely melted and formed a contact area between the silicon chip and the copper pads. The squeezed polymer balls were also observed among the Sn58Bi solder areas. This result indicated that the bonding temperature during the laser bonding process was high enough to melt the solder power properly and that the electrical connection between the silicon chip and the PI substrate was properly formed. The bonding interface stability and bonding strength were evaluated using a shear tester (Nordson Dage-4000) with a speed of 0.13 mm/s. The total 10 samples were tested, and the shear strength was normalized with the cross-sectional bonding area. The average bonding strength was 21.3 MPa, showing a excellent bonding stability.

3.2. Warpage and Thermo-Mechanical Analysis

During the laser bonding process, each material with different coefficient of thermal expansions (CTEs) in the flexible package experienced uneven expansion and contraction. After the completion of the bonding step, thermo-mechanical residual stress was generated in the flexible package, causing the device to deform or warp. In this study, we investigated the thermo-mechanical behavior of the flexible package generated during laser bonding. Figure 12a shows the measurement results of the warpage in the diagonal direction of the flexible package at room temperature using a 3D digital image correlation technique (DIC) (Aramis 6M) after the completion of the bonding process. The warpage measured was 80 μm. Figure 12b shows the numerical simulation results of the warpage behavior in the diagonal direction of the flexible package. The simulated warpage value of the flexible package was approximately 90 μm. Considering the size of the flexible package (15 mm × 15 mm), the warpage value of the flexible package was minor.
Figure 13 shows the results of a comparison of the warpage behavior between the experimental results and the simulation results of the flexible package. It was found that the flexible package was deformed in a convex (∩) or crying shape after the bonding process. The warpage behavior in the simulation results was in good agreement with that of experimental results. However, there were slight differences in the warpage values. It was thought that these differences were caused by the material properties used in the simulation, which differed from those in an actual situation. Additionally, we assumed that the original PI substrate before bonding was flat in the simulation. However, we found that the PI substrate was slightly deformed before bonding, possibly due to the handling process.
During the laser bonding process, the components most vulnerable to residual stress were the brittle silicon chip and the interconnection region. Figure 14 shows the simulation results in the form of a stress distribution map of the silicon chip. The simulated maximum stress of the silicon chip was around 41 MPa. The maximum strain subjected to the silicon chip was 0.019%. This strain value was very small compared to the fracture strain of the silicon material (0.8%) [27], meaning that there was no chance for cracks or damage to arise during the laser bonding process. Figure 15 shows the simulated von Mises stress distribution of the solder joint region generated during the laser bonding process. The maximum stress occurred at the top edge of the solder, which was near the interface between the solder and the silicon chip. The maximum stress of the solder was 1.8 MPa, which was very low. The yield strength of the solder was around 70 MPa; so, there was no plastic deformation or failure of the solder material during the laser process. The solder was, therefore, well formed and showed good bonding after the laser bonding process.

3.3. Bending Test and Simulation

In order to evaluate the flexibility of the package, bending tests of the flexible packages were conducted using a circular bar. Circular bars with different radii were used. Before the bending test, the electrical resistance of the contact pads of the daisy chain was measured using a four-point probe tester. The bending radius of the flexible package was changed from 10 to 6 mm. Four samples were tested in each test. After the bending test, the resistance of the flexible package was also measured in a flat state. Table 2 shows the results of the bending test. The electrical resistance value before the bending test was approximately 2.4 mΩ. Up to a bending radius of the 8 mm, the changes of the resistance were relatively small. As the bending radius decreased to 7 mm, the resistance increased to 3.4 mΩ. The reason for the increased resistance may have been due to micro-cracks generated in the silicon chip and bonding areas that were not generally visible under an optical microscope. Figure 16a shows an image of the bending test of the flexible package at a bending radius of 6 mm. For the bending radius of 6 mm, the resistance nearly doubled to 5 mΩ and a longitudinal crack was observed on the surface of the silicon chip as shown in Figure 16b, indicating that the flexibility limit of the developed flexible package was 6 mm.
A numerical bending simulation was also conducted, and the stress and strain in each component of the flexible package were analyzed. Figure 17 shows a strain distribution map of the silicon chip at a bending radius of 6 mm. The maximum strain was located at the edge of the silicon chip, and the maximum strain value was 0.83%. As mentioned earlier, the fracture strain of the silicon material was around 0.8%. Therefore, the numerical simulation results clearly indicated that the bending strain of the silicon chip had nearly reached the fracture strain of the material at the bending radius of 6 mm, leading a fracture of the brittle silicon chip, in good agreement with the experimental result.
It was clear that the flexibility of the flexible package could be improved by reducing its thickness. For example, we intentionally reduced the thickness of the silicon chip from 70 μm to 30 μm, after which a numerical simulation was conducted. When the thickness of the silicon chip was 30 μm, the maximum strain generated when it was bent at 6 mm was 0.58%, which was much lower than the fracture strain. For the 30-μm-thick silicon chip, the flexible package could be bent at a bending radius of 4 mm, showing excellent flexibility.
Finally, to investigate the endurance of the flexible package and bonding material, the environmental reliability tests were performed for the flexible packages based on JEDEC standard. The reliability tests with high temperature and high humidity storage conditions (60 °C/90% RH) for 384 h and temperature cycling tests with −40 °C to 125 °C for 100 cycles were conducted. The changes of the electrical resistance of the contact pads were measured before and after the reliability tests. In each test, five samples were tested. It was found the changes in resistance of the samples after reliability tests were very small (less than 3%), indicating that the mechanical reliability of the developed flexible package was very good.

4. Conclusions

We developed a flexible packaging technology using laser-assisted bonding technology and an ASP bonding material to enhance the flexibility and reliability of a flexible device. A homogenized rectangular laser with a power of 160 W was used to irradiate the flexible package. Upon laser irradiation, the temperature of both the silicon chip and the solder material increased very quickly to 300 °C and 220 °C, respectively, at 2.4 s, which was high enough to melt the ASP solder. After irradiation, the temperature of the flexible package decreased quickly, and the solder was solidified. The results of a cross-sectional SEM analysis indicated that the solder powder in the ASP was completely melted to form a stable interconnection between the silicon chip and the copper pads, and there was no thermal damage of the PI substrate. The shear bonding strength was 21.3 MPa, which had excellent bonding interface strength. The warpage value of the flexible package was around 80 μm, which was very low compared to the size of the flexible package. The stress and strain of each component were also analyzed in a simulation. The stress subjected to the silicon chip and solder after the LAB process was very low, indicating that the potential for a failure or for plastic deformation was very low. Bending tests indicated that the flexible package could be bent to a bending radius of 7 mm without failure. The flexibility can be improved further if using a thinner silicon chip. The flexible package showed the good mechanical reliability for the high temperature and high humidity storage tests and thermal cycling tests.

Author Contributions

Conceptualization, X.-L.L. and S.-H.C.; methodology, X.-B.L.; validation, X.-L.L. and Y.H.; investigation, J.J., G.-M.C., Y.-S.E. and K.-S.C.; resources, J.J., G.-M.C., Y.-S.E. and K.-S.C.; data curation, Y.H.; writing—S.-H.C.; supervision, S.-H.C.; All authors have read and agreed to the published version of the manuscript.

Funding

No funding is received for this paper.

Data Availability Statement

The data are available as per request.

Acknowledgments

This research was conducted with the support of the Seoul National University of Science and Technology academic research grant. All authors consented to the acknowledgement.

Conflicts of Interest

The authors declare no conflict of interest.

References

  1. Gao, W.; Ota, H.; Kiriya, D.; Takei, K.; Javey, A. Flexible Electronics toward Wearable Sensing. Acc. Chem. Res. 2019, 52, 523–533. [Google Scholar] [CrossRef] [PubMed]
  2. Shen, G. Recent advances of flexible sensors for biomedical applications. Prog. Nat. Sci. 2021, 31, 872–882. [Google Scholar] [CrossRef]
  3. Zhang, H.; Chang, T.-H.; Min, S.; Ma, Z. Flexible semiconductor device technologies. In Proceeding of 5th IEEE Electron Devices Technology & Manufacturing Conference (EDTM), Chengdu, China, 8-11 April 2021; pp. 1–3. [Google Scholar]
  4. Dahiya, R.S.; Adami, A.; Collini, C.; Lorenzelli, L. Bendable ultra-thin silicon chips on foil. In Proceeding of 2012 IEEE Sensors, Taipei, Taiwan, 28–31 October 2012; pp. 1–4. [Google Scholar]
  5. Zhou, Z.; Zhang, H.; Liu, J.; Huang, W. Flexible electronics from intrinsically soft materials. Giant 2021, 6, 100051. [Google Scholar] [CrossRef]
  6. Gupta, S.; Navaraj, W.T.; Lorenzelli, L.; Dahiya, R. Ultra-thin chips for high-performance flexible electronics. NPJ Flex. Electron. 2018, 2, 8. [Google Scholar] [CrossRef]
  7. Angelopoulos, E.A.; Zimmermann, M. Ultra-thin chip technology for system-in-foil applications. In Proceeding of 2010 International Electron Devices Meeting, San Francisco, CA, USA, 6–8 December 2010; pp. 251–254. [Google Scholar]
  8. Zhu, C.; Chalmers, E.; Chen, L.; Wang, Y.; Xu, B.B.; Li, Y.; Liu, X. Flexible devices: A nature-inspired, flexible substrate strategy for future wearable electronics. Small 2019, 15, 1970189. [Google Scholar] [CrossRef]
  9. Cordill, M.J.; Kreiml, P.; Mitterer, C. Materials Engineering for Flexible Metallic Thin Film Applications. Materials 2022, 15, 926. [Google Scholar] [CrossRef]
  10. de Mulatier, S.; Ramuz, M.; Coulon, D.; Blayac, S.; Delattre, R. Mechanical characterization of soft substrates for wearable and washable electronic systems. APL Mater. 2019, 7, 031505. [Google Scholar] [CrossRef]
  11. Chae, Y.; Chae, G.S.; Youn, Y.O.; Woo, S.; Shin, S.H.; Lee, J. Optimal design of thickness and young’s modulus of multi-layered foldable structure considering bending stress, neutral plane and delamination under 2.5 mm radius of curvature. Int. J. Precis. Eng. Manuf. 2018, 19, 1143–1154. [Google Scholar] [CrossRef]
  12. Malik, M.H.; Tsiamis, A.; Zangl, H.; Binder, A.; Mitra, S.; Roshanghias, A. Die-level thinning for flip-chip tntegration on flexible substrates. Electronics 2022, 11, 849. [Google Scholar] [CrossRef]
  13. Kumano, Y.; Tomura, Y.; Itagaki, M.; Bessho, Y. Development of chip-on-flex using SBB flip-chip technology. Microelectron. Reliab. 2001, 41, 525–530. [Google Scholar] [CrossRef]
  14. Malik, A.; Kandasubramanian, B. Flexible polymeric substrates for electronic applications. Polym. Rev. 2018, 58, 630–667. [Google Scholar] [CrossRef]
  15. Chan, Y.C.; Tan, S.C.; Lui, N.S.M.; Tan, C.W. Electrical Characterization of NCP- and NCF-Bonded Fine-Pitch Flip-Chip-on-Flexible Packages. IEEE Trans. Adv. Packag. 2007, 30, 142–147. [Google Scholar] [CrossRef]
  16. Kim, D.H.; Yoo, H.G.; Joe, D.J.; Lee, K.J. ACF-packaged ultrathin Si-based flexible NAND flash memory. In Proceeding of 2015 IEEE International Electron Devices Meeting (IEDM), Washington, DC, USA, 7–9 December 2015; pp. 1931–1934. [Google Scholar]
  17. Yoon, D.-J.; Malik, M.-H.; Yan, P.; Paik, K.-W.; Roshanghias, A. ACF bonding technology for paper- and PET-based disposable flexible hybrid electronics. J. Mater. Sci. Mater. Electron. 2021, 32, 2283–2292. [Google Scholar] [CrossRef]
  18. Malik, M.H.; Grosso, G.; Zangl, H.; Binder, A.; Roshanghias, A. Flip Chip integration of ultra-thinned dies in low-cost flexible printed electronics; the effects of die thickness, encapsulation and conductive adhesives. Microelectron. Reliab. 2021, 123, 114204. [Google Scholar] [CrossRef]
  19. Bo, G.; Yu, H.; Ren, L.; Cheng, N.; Feng, H.; Xu, X.; Dou, S.X.; Wang, H.; Du, Y. Gallium–Indium–Tin Liquid Metal Nanodroplet-Based Anisotropic Conductive Adhesives for Flexible Integrated Electronics. ACS Appl. Nano Mater. 2021, 4, 550–557. [Google Scholar] [CrossRef]
  20. Maeda, K.; Nitani, M.; Uno, M. Thermocompression bonding of conductive polymers for electrical connections in organic electronics. Polym. J. 2019, 52, 405–412. [Google Scholar] [CrossRef]
  21. Lee, S.-H.; Suk, K.-L.; Lee, K.; Paik, K.-W. Study on Fine Pitch Flex-on-Flex Assembly Using Nanofiber/Solder Anisotropic Conductive Film and Ultrasonic Bonding Method. IEEE Trans. Compon. Packag. Manuf. Technol. 2012, 2, 2108–2114. [Google Scholar] [CrossRef]
  22. Choi, K.-S.; Junior, W.A.B.; Jeong, L.; Jang, K.-S.; Moon, S.H.; Bae, H.-C.; Eom, Y.-S. Interconnection process using laser and hybrid underfill for LED array module on PET substrate. In Proceeding of 2018 IEEE 68th Electronic Components and Technology Conference (ECTC), San Diego, CA, USA, 29 May–1 June 2018; pp. 1567–1573. [Google Scholar]
  23. Joo, J.; Eom, Y.-S.; Jang, K.-S.; Choi, G.-M.; Choi, K.-S. Development of bonding process for flexible devices with fine-pitch interconnection using Anisotropic Solder Paste and Laser-Assisted Bonding Technology. In Proceeding of 2020 IEEE 70th Electronic Components and Technology Conference (ECTC), Orlando, FL, USA, 3–30 June 2020; pp. 1309–1314. [Google Scholar]
  24. Braganca, W.A.; Eom, Y.; Jang, K.; Moon, S.H.; Bae, H.; Choi, K.; Junior, W.A.B. Collective laser-assisted bonding process for 3D TSV integration with NCP. ETRI J. 2019, 41, 396–407. [Google Scholar] [CrossRef]
  25. Na, S.; Gim, M.; Kim, C.; Park, D.; Ryu, D.; Park, D.; Khim, J. Next Gen Laser Assisted Bonding (LAB) Technology. In Proceeding of 2022 IEEE 72nd Electronic Components and Technology Conference (ECTC), San Diego, CA, USA, 31 May–3 June 2022; pp. 1991–1995. [Google Scholar]
  26. Anwar, A.R.; Sajjad, M.T.; Johar, M.A.; Hernández-Gutiérrez, C.A.; Usman, M.; Łepkowski, S.P. Recent Progress in Micro-LED-Based Display Technologies. Laser Photonics Rev. 2022, 16, 2100427. [Google Scholar] [CrossRef]
  27. Park S-IAhn, J.-H.; Feng, X.; Wang, S.; Huang, Y.; Rogers, J.A. Theoretical and experimental studies of bending of inorganic electronic materials on plastic substrates. Adv. Funct. Mater. 2008, 18, 2673–2684. [Google Scholar] [CrossRef]
Figure 1. Daisy chain pattern on a polyimide substrate.
Figure 1. Daisy chain pattern on a polyimide substrate.
Micromachines 14 00601 g001
Figure 2. Fabrication process of the flexible substrate.
Figure 2. Fabrication process of the flexible substrate.
Micromachines 14 00601 g002
Figure 3. Schematic illustration of the laser bonding process of the flexible package.
Figure 3. Schematic illustration of the laser bonding process of the flexible package.
Micromachines 14 00601 g003
Figure 4. Structure of numerical modeling for the flexible package.
Figure 4. Structure of numerical modeling for the flexible package.
Micromachines 14 00601 g004
Figure 5. Temperature loading condition used in the numerical simulation.
Figure 5. Temperature loading condition used in the numerical simulation.
Micromachines 14 00601 g005
Figure 6. Meshing structure of the FEM model used for the flexible package.
Figure 6. Meshing structure of the FEM model used for the flexible package.
Micromachines 14 00601 g006
Figure 7. Temperature profile of the silicon chip during the laser-assisted bonding process: (a) temperature profile measured with the IR camera (left) and thermocouple (right). (b) temperature profile measured with the thermocouple.
Figure 7. Temperature profile of the silicon chip during the laser-assisted bonding process: (a) temperature profile measured with the IR camera (left) and thermocouple (right). (b) temperature profile measured with the thermocouple.
Micromachines 14 00601 g007
Figure 8. Simulated temperature distribution of the flexible package: (a) temperature distribution map of the silicon chip, and (b) temperature profile over time simulated with the FEA.
Figure 8. Simulated temperature distribution of the flexible package: (a) temperature distribution map of the silicon chip, and (b) temperature profile over time simulated with the FEA.
Micromachines 14 00601 g008
Figure 9. Simulation results of the temperature distribution of the PI substrate and the solder region.
Figure 9. Simulation results of the temperature distribution of the PI substrate and the solder region.
Micromachines 14 00601 g009
Figure 10. Image of the fabricated flexible device using the laser-assisted bonding technique.
Figure 10. Image of the fabricated flexible device using the laser-assisted bonding technique.
Micromachines 14 00601 g010
Figure 11. Cross-sectional image of the flexible package.
Figure 11. Cross-sectional image of the flexible package.
Micromachines 14 00601 g011
Figure 12. (a) Measurement results of the warpage of the flexible package, and (b) numerical simulation results of the warpage of the flexible package.
Figure 12. (a) Measurement results of the warpage of the flexible package, and (b) numerical simulation results of the warpage of the flexible package.
Micromachines 14 00601 g012
Figure 13. Comparison of the warpage of the flexible packaging between the experimental results and the simulation results.
Figure 13. Comparison of the warpage of the flexible packaging between the experimental results and the simulation results.
Micromachines 14 00601 g013
Figure 14. Stress distribution map of the silicon chip after the bonding process.
Figure 14. Stress distribution map of the silicon chip after the bonding process.
Micromachines 14 00601 g014
Figure 15. Von Mises stress distribution of the solder joint area.
Figure 15. Von Mises stress distribution of the solder joint area.
Micromachines 14 00601 g015
Figure 16. (a) Image of the bending test of the flexible device at a bending radius of 6 mm. (b) Optical image of crack in the silicon chip after bending test.
Figure 16. (a) Image of the bending test of the flexible device at a bending radius of 6 mm. (b) Optical image of crack in the silicon chip after bending test.
Micromachines 14 00601 g016
Figure 17. Maximum stress of the silicon chip at a bending radius of 6 mm.
Figure 17. Maximum stress of the silicon chip at a bending radius of 6 mm.
Micromachines 14 00601 g017
Table 1. Material properties used in the numerical simulation.
Table 1. Material properties used in the numerical simulation.
ComponentMaterialDensity (kg/m3)E
(GPa)
να
(ppm/°C)
Thermal
Conductivity (W/m × K)
Specific Heat
(J/kg × K)
DieSilicon23001310.282.8124794
Die maskSilicon oxide217066.30.150.551.3680
ElectrodeCopper89601280.3416.5398390
SubstrateAdhesive11500.690.4500.171100
PI142040.35200.121090
Ni89082000.3113.490.9440
SolderASP solder73601.360.462.51.045167
Epoxy11502.50.3500.171100
E: Young’s modulus; ν: Poisson’s ration; α: coefficient of thermal expansion.
Table 2. Measurement of the electrical resistance for different bending radii.
Table 2. Measurement of the electrical resistance for different bending radii.
Bending Radius (mm)Electrical Resistance (mW)
Before bending (Flat state)2.3
102.3
92.4
82.7
73.4
64.5
Disclaimer/Publisher’s Note: The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of MDPI and/or the editor(s). MDPI and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content.

Share and Cite

MDPI and ACS Style

Le, X.-L.; Le, X.-B.; Hwangbo, Y.; Joo, J.; Choi, G.-M.; Eom, Y.-S.; Choi, K.-S.; Choa, S.-H. Mechanical Reliability Assessment of a Flexible Package Fabricated Using Laser-Assisted Bonding. Micromachines 2023, 14, 601. https://doi.org/10.3390/mi14030601

AMA Style

Le X-L, Le X-B, Hwangbo Y, Joo J, Choi G-M, Eom Y-S, Choi K-S, Choa S-H. Mechanical Reliability Assessment of a Flexible Package Fabricated Using Laser-Assisted Bonding. Micromachines. 2023; 14(3):601. https://doi.org/10.3390/mi14030601

Chicago/Turabian Style

Le, Xuan-Luc, Xuan-Bach Le, Yuhwan Hwangbo, Jiho Joo, Gwang-Mun Choi, Yong-Sung Eom, Kwang-Seong Choi, and Sung-Hoon Choa. 2023. "Mechanical Reliability Assessment of a Flexible Package Fabricated Using Laser-Assisted Bonding" Micromachines 14, no. 3: 601. https://doi.org/10.3390/mi14030601

Note that from the first issue of 2016, this journal uses article numbers instead of page numbers. See further details here.

Article Metrics

Back to TopTop