Next Article in Journal
Impact of Social Media Behavior on Privacy Information Security Based on Analytic Hierarchy Process
Next Article in Special Issue
A Routing and Task-Allocation Algorithm for Robotic Groups in Warehouse Environments
Previous Article in Journal
Extended Reality in Marketing—A Multiple Case Study on Internet of Things Platforms
Previous Article in Special Issue
Teaching Informatics to Adults of Vocational Schools during the Pandemic: Students’ Views and the Role of Neuroeducation
 
 
Font Type:
Arial Georgia Verdana
Font Size:
Aa Aa Aa
Line Spacing:
Column Width:
Background:
Article

Efficient Edge-AI Application Deployment for FPGAs †

Electronic Circuits, Systems and Applications (ECSA) Laboratory, Electrical and Computer Engineering Department, University of Peloponnese, 26334 Patras, Greece
*
Author to whom correspondence should be addressed.
This paper is an extended version of our paper published in SEEDA-CECNSM 2021.
Information 2022, 13(6), 279; https://doi.org/10.3390/info13060279
Submission received: 15 March 2022 / Revised: 17 May 2022 / Accepted: 25 May 2022 / Published: 28 May 2022

Abstract

Field Programmable Gate Array (FPGA) accelerators have been widely adopted for artificial intelligence (AI) applications on edge devices (Edge-AI) utilizing Deep Neural Networks (DNN) architectures. FPGAs have gained their reputation due to the greater energy efficiency and high parallelism than microcontrollers (MCU) and graphical processing units (GPU), while they are easier to develop and more reconfigurable than the Application Specific Integrated Circuit (ASIC). The development and building of AI applications on resource constraint devices such as FPGAs remains a challenge, however, due to the co-design approach, which requires a valuable expertise in low-level hardware design and in software development. This paper explores the efficacy and the dynamic deployment of hardware accelerated applications on the Kria KV260 development platform based on the Xilinx Kria K26 system-on-module (SoM), which includes a Zynq multiprocessor system-on-chip (MPSoC). The platform supports the Python-based PYNQ framework and maintains a high level of versatility with the support of custom bitstreams (overlays). The demonstration proved the reconfigurabibilty and the overall ease of implementation with low-footprint machine learning (ML) algorithms.
Keywords: artificial intelligence; deep learning; FPGA; PYNQ; MPSoC; DNN; CNN; Kria; KV260; edge-AI artificial intelligence; deep learning; FPGA; PYNQ; MPSoC; DNN; CNN; Kria; KV260; edge-AI

Share and Cite

MDPI and ACS Style

Kalapothas, S.; Flamis, G.; Kitsos, P. Efficient Edge-AI Application Deployment for FPGAs. Information 2022, 13, 279. https://doi.org/10.3390/info13060279

AMA Style

Kalapothas S, Flamis G, Kitsos P. Efficient Edge-AI Application Deployment for FPGAs. Information. 2022; 13(6):279. https://doi.org/10.3390/info13060279

Chicago/Turabian Style

Kalapothas, Stavros, Georgios Flamis, and Paris Kitsos. 2022. "Efficient Edge-AI Application Deployment for FPGAs" Information 13, no. 6: 279. https://doi.org/10.3390/info13060279

APA Style

Kalapothas, S., Flamis, G., & Kitsos, P. (2022). Efficient Edge-AI Application Deployment for FPGAs. Information, 13(6), 279. https://doi.org/10.3390/info13060279

Note that from the first issue of 2016, this journal uses article numbers instead of page numbers. See further details here.

Article Metrics

Back to TopTop