Next Article in Journal
Inverse Design of a Microstrip Meander Line Slow Wave Structure with XGBoost and Neural Network
Next Article in Special Issue
CHiPReP—A Compiler for the HiPReP High-Performance Reconfigurable Processor
Previous Article in Journal
Per-Core Power Modeling for Heterogenous SoCs
Previous Article in Special Issue
Similarity-Aware Architecture/Compiler Co-Designed Context-Reduction Framework for Modulo-Scheduled CGRA
 
 
Article

Article Versions Notes

Electronics 2021, 10(19), 2429; https://doi.org/10.3390/electronics10192429
Action Date Notes Link
article pdf uploaded. 7 October 2021 10:43 CEST Version of Record https://www.mdpi.com/2079-9292/10/19/2429/pdf-vor
article xml file uploaded 11 October 2021 08:08 CEST Original file -
article xml uploaded. 11 October 2021 08:08 CEST Update https://www.mdpi.com/2079-9292/10/19/2429/xml
article pdf uploaded. 11 October 2021 08:08 CEST Updated version of record https://www.mdpi.com/2079-9292/10/19/2429/pdf
article html file updated 11 October 2021 08:10 CEST Original file -
article html file updated 11 October 2021 10:16 CEST Update -
article html file updated 30 July 2022 09:36 CEST Update https://www.mdpi.com/2079-9292/10/19/2429/html
Back to TopTop