Next Article in Journal
LMANet: A Lightweight Asymmetric Semantic Segmentation Network Based on Multi-Scale Feature Extraction
Previous Article in Journal
A Learner-Centric Explainable Educational Metaverse for Cyber–Physical Systems Engineering
Previous Article in Special Issue
Explore Utilizing Network Traffic Distribution to Detect Stepping-Stone Intrusion
 
 
Font Type:
Arial Georgia Verdana
Font Size:
Aa Aa Aa
Line Spacing:
Column Width:
Background:
This is an early access version, the complete PDF, HTML, and XML versions will be available soon.
Article

Designing a Scalable and Area-Efficient Hardware Accelerator Supporting Multiple PQC Schemes

by
Heonhui Jung
1 and
Hyunyoung Oh
2,*
1
Department of Electrical and Computer Engineering, Seoul National University, Seoul 08826, Republic of Korea
2
Department of AI·Software, Gachon University, Seongnam-si 13120, Gyeonggi-do, Republic of Korea
*
Author to whom correspondence should be addressed.
Electronics 2024, 13(17), 3360; https://doi.org/10.3390/electronics13173360
Submission received: 29 June 2024 / Revised: 8 August 2024 / Accepted: 14 August 2024 / Published: 23 August 2024
(This article belongs to the Special Issue Recent Advances in Information Security and Data Privacy)

Abstract

This study introduces a hardware accelerator to support various Post-Quantum Cryptosystem (PQC) schemes, addressing the quantum computing threat to cryptographic security. PQCs, while more secure, also bring significant computational demands, which are especially problematic for lightweight devices. Previous hardware accelerators are typically scheme-specific, which is inefficient given the National Institute of Standards and Technology (NIST)’s multiple finalists. Our approach focuses on the shared operations among these schemes, allowing a single design to accelerate multiple candidate PQCs at the same time. This is further enhanced by allocating resources according to performance profiling results. Our compact, scalable hardware accelerator supports four of NIST PQC finalists, achieving an area efficiency of up to 81.85% compared to the current state-of-the-art multi-scheme accelerator while supporting twice as many schemes. The design demonstrates average throughput improvements ranging from 0.97× to 35.97× across the four schemes and their main operations, offering an efficient solution for implementing multiple PQC schemes within constrained hardware environments.
Keywords: post-quantum security; kyber–dilithium; falcon; SPHINCS+; hardware accelerator post-quantum security; kyber–dilithium; falcon; SPHINCS+; hardware accelerator

Share and Cite

MDPI and ACS Style

Jung, H.; Oh, H. Designing a Scalable and Area-Efficient Hardware Accelerator Supporting Multiple PQC Schemes. Electronics 2024, 13, 3360. https://doi.org/10.3390/electronics13173360

AMA Style

Jung H, Oh H. Designing a Scalable and Area-Efficient Hardware Accelerator Supporting Multiple PQC Schemes. Electronics. 2024; 13(17):3360. https://doi.org/10.3390/electronics13173360

Chicago/Turabian Style

Jung, Heonhui, and Hyunyoung Oh. 2024. "Designing a Scalable and Area-Efficient Hardware Accelerator Supporting Multiple PQC Schemes" Electronics 13, no. 17: 3360. https://doi.org/10.3390/electronics13173360

Note that from the first issue of 2016, this journal uses article numbers instead of page numbers. See further details here.

Article Metrics

Back to TopTop