Next Article in Journal
Finite-Alphabet Rate-Energy-Uncertainty Tradeoff in Multicasting SWIPT with Imperfect CSIT: An Error Performance Perspective
Previous Article in Journal
Diagnostics of Piezoelectric Bending Actuators Subjected to Varying Operating Conditions
 
 
Font Type:
Arial Georgia Verdana
Font Size:
Aa Aa Aa
Line Spacing:
Column Width:
Background:
Article

Power-Law Negative Group Delay Filters

1
Department of Physics, Electronics Laboratory, University of Patras, GR-26504 Rio Patras, Greece
2
Department of Electrical Engineering, University of Sharjah, Sharjah P.O. Box 27272, United Arab Emirates
3
Nanoelectronics Integrated Systems Center (NISC), Nile University, Giza 12677, Egypt
4
Department of Electrical and Software Engineering, University of Calgary, Calgary, AB T2N 1N4, Canada
*
Author to whom correspondence should be addressed.
Electronics 2024, 13(3), 522; https://doi.org/10.3390/electronics13030522
Submission received: 5 January 2024 / Revised: 23 January 2024 / Accepted: 25 January 2024 / Published: 27 January 2024
(This article belongs to the Section Circuit and Signal Processing)

Abstract

:
A study of the behavior of the power-law negative group delay filters, accompanied by a comparison with their integer-order counterparts, is performed in this work. Employing a curve-fitting based approximation technique, the resulting integer-order rational transfer function is versatile in the sense that it has the same form independent of the order and/or the type of the filter. Its implementation is performed by following three alternative approaches, each one offering different advantages. The findings of this work are supported by simulation and experimental results using suitable platforms.

1. Introduction

Negative group delay (NGD) circuits exhibit a positive slope in their phase responses. This characteristic arises from the presence of zeroes in the left half-plane (LHP) of their transfer functions. When these circuits are stimulated by a band-limited signal, the envelope of the resulting output signal precedes that of the corresponding input signal, all without violating the principle of causality [1,2,3,4].
These types of circuits have been utilized in several interdisciplinary applications, including biomedical signal processing, acoustic signal processing, and chaotic synchronization. The superluminal advance for a complex audio signal has been evaluated through the NGD filter presented in [5]. The constraints imposed by the physics of negative group delay in the feedback-delayed manual tracking performance have been studied in [6]. In [7], band-limited noise of the y-component of a Rössler oscillator have been utilized a stimulus of a NGD filter for demonstrating the achieved time advance of the envelope of the output signal. In [8], the predictive properties of the filter are demonstrated for the finite-dimensional Rössler system and the infinite-dimensional Mackey–Glass system, as well as for the real biological signal of the fingertip photoplethysmogram. The time delay suppression in sensor systems has been compensated by a NGD filter presented in [9]. An anticipatory chaotic synchronization scheme is introduced in [10]. In [8], an NGD filter is proposed for a real-time prediction of complex band-limited signals. A voice/song signal prediction has been investigated theoretically and experimentally in the work in [11]. The mechanism of NGD is used to understand the anticipatory capability of a retina in [12]. In [13,14], NGD circuits suitable for audio signal processing have been introduced.
Implementations of NGD filters in both RF and base-band have already been introduced in the literature [15,16,17,18,19,20]. These implementations utilize various schemes, including passive, active, single-transistor, or microwave designs [13,14,21,22,23,24,25,26,27,28]. The primary purpose of these filters is to compensate for positive group delay and reduce the variability of the pass-band group delay in filter circuits. Notably, all the previously mentioned implementations rely on integer-order calculus, incorporating conventional capacitors and/or inductors to achieve the desired transfer functions.
The contribution of this work lies in the systematic study of the behavior of non-integer-order NGD filters and the proposal of versatile structures approximating their behavior. Specifically, the case of fractional-order negative group delay filters (FO-NGD) is examined for its practical utility. It is noteworthy that an initial study on FO-NGD filters has been previously published in [29]. Subsequently, the analysis presented here extends to power-law filters, where both the inverse low-pass and bilinear types are evaluated, in terms of the maximum offered group delay and bandwidth. A curve-fitting-based approximation algorithm is employed for the approximation of power-law filters function [30], offering the significant advantage of maintaining the form of the approximation transfer function, regardless of the order or type of the filter. In this work, three realizations of the non-integer-order NGD filter are presented: The first one offers the feature of active component count minimization, as only one Current Feedback Operational Amplifier (CFOA) is required based on the concept introduced in [31]. The second one offers the capability of electronic adjustment of the group delay as well as of the achieved bandwidth, and this results from the employment of Operational Transconductance Amplifiers (OTAs) as active elements [32]. The third realization is based on the utilization of the AN231E04 FPAA platform from Anadigm, providing digital programmability of the aforementioned tunability features. According to the authors’ best knowledge this is the first time in the literature where implementations of non-integer-order NGD filters are presented, accompanied also by experimental results.
The proposed structures are versatile, in the sense that they can implement various types of transfer functions. Therefore, they could be also considered as “universal” structures. Both continuous-time (s-domain) and sampled-data (z-domain) structures, implemented using CFOAs or OTAs (s-domain) and an FPAA device (z-domain), respectively, are presented. The first kind offers the benefits of the absence of the requirement for signal conditioning (band-limiting, ADC, and DAC) stages and, consequently offers reduced power dissipation and maximized bandwidth of operation due to the absence of a clock. In the case of sampled-data implementation, which utilizes the concept of switched-capacitor filtering, only band-limiting pre-processing stages are required, due to the presence of a clock. In addition, the FPAA implementation offers programmability of the filter characteristics and is a competitive solution with regards to that offered by the Universal Negative Group Delay (UNGD) concept, introduced in [7], which allows digital signal processing implementation and can be implemented by utilizing a FPGA device.
This work is organized as follows: the theoretical study of the behavior of integer-order NGD filters is performed in Section 2, while the corresponding results in the case of non-integer filters are provided in Section 3. Possible implementations are presented in Section 4 and their behavior is evaluated in Section 5 through simulations and experimental results.

2. Integer-Order Negative Group Delay Filter Transfer Functions

Consider the case of an integer-order inverse low-pass filter
H ( s ) = G L ( τ s + 1 ) ,
where the time constant is associated with the zero of the transfer function ω z = 1 / τ , and G L is the low-frequency gain. This transfer function has been employed in [4,21,33] and its phase response is given by the expression
H ( j ω ) = tan 1 ( ω τ ) .
Defining the group delay as τ g ( ω ) H ( j ω ) / ω , the resulting expression is
τ g ( ω ) = τ 1 + ( ω τ ) 2 .
Considering that the bandwidth ( B W G D ) of the group delay is determined by the frequency where τ g ( ω ) = 0 , it is derived that it is theoretically infinite. This is not a realistic consideration due to the continuous increase of the gain of the filter with the frequency. Consequently, a practical choice made in accordance with the gain of the filter is the frequency ω z , where a 3dB rise in gain from its minimum value is observed. This frequency is also know as knee frequency ( ω k ), and the practical bandwidth is then
B W G D = ω k = ω z = 1 τ .
In addition, the maximum (absolute) value of the group delay is
G D m a x = τ .
In the case of a first-order bilinear filter
H ( s ) = G L τ s + 1 x τ s + 1 ,
with x > 0 being a dimensionless scaling factor of the time constant determining the pole ( ω p ) as: ω p = 1 / x τ . The zero frequency is ω z = 1 / τ and, therefore, the pole and zero frequency are related as: ω z = x ω p .
The phase response and the associated group delay response are given by
H ( j ω ) = tan 1 ( ω τ ) tan 1 ( x ω τ ) ,
τ g ( ω ) = ( 1 x ) τ [ 1 ( ω τ ) 2 x ] [ 1 + ( ω τ ) 2 ] [ 1 + ( x ω τ ) 2 ] ,
respectively.
According to (7b), the conditions that must be fulfilled for implementing a negative group delay are: x < 1 and ω < ω m , where ω m is the geometric mean of the pole and zero frequencies, i.e., ω m ω p ω z = 1 τ x . The maximum value of the group delay, resulting from (7b) is
G D m a x = ( 1 x ) τ .
The bandwidth of the group delay will be determined taking into account that the gain at high frequencies is expressed by the formula: G H = G L / x and, also, that at the mean frequency it is equal to the geometric mean of G L and G H , i.e., G m = G L G H = G L x . In order to be this frequency the knee frequency, the following condition must be fulfilled: G m = 2 G L and consequently, the scaling factor x must be equal to 0.5.
Therefore, the bandwidth of the group delay will be
B W G D = 2 τ ,
and, according to (8), the maximum value becomes
G D m a x = τ 2 .
Inspecting (4), (5), (8) and (9), it is evident that the bilinear filter offers larger bandwidth than that offered by the inverse low-pass filter at the expense of the maximum achievable value of the group delay.

3. Non-Integer Negative Group Delay Filter Transfer Functions

In the case of a fractional-order inverse low-pass filter [34]
H ( s ) = G L τ s α + 1 ,
the associated phase and group delay responses are
H ( ω ) = tan 1 ω τ α sin ( 0.5 π α ) 1 + ω τ α cos ( 0.5 π α ) .
τ g ( ω ) = α τ sin ( 0.5 π α ) ω τ 1 α 1 + ω τ 2 α + 2 ω τ α cos ( 0.5 π α ) .
The knee frequency of the filter is [30]
ω k = 1 τ 1 + cos 2 ( 0.5 π α ) cos ( 0.5 π α ) 1 / α .
As indicated in (12b), the group delay takes an extremely large (absolute) value as ω 0 , and is continuously decreasing as demonstrated in the plots of Figure 1. According to (13), the knee frequency of the filter becomes extremely small as the order decreases, making worse the practical value of the filter.
In the case of a power-law inverse filter of order 0 < β < 1 , described by
H ( s ) = G L ( τ s + 1 ) β ,
the expression of the gain and phase responses are
H ( ω ) = G L 1 + ( ω τ ) 2 β / 2 ,
H ( j ω ) = β tan 1 ( ω τ ) .
The knee frequency of the filter is
ω k = 2 1 / β 1 τ ,
being always greater than the zero frequency, ω z = 1 / τ .
As shown in (15b) the group delay is
τ g ( ω ) = β τ 1 + ( ω τ ) 2 ,
being always negative, with a maximum value
G D m a x = β τ .
From (16), the bandwidth becomes
B W G D = 2 1 / β 1 τ .
According to (18) and (19), the maximum realized value of the group delay increases as the order β increases, but is always smaller than its integer-order counterpart ( β = 1 ).
In the case of a power-law bilinear filter, with pole and zero frequencies ω p = 1 / x τ and ω z = 1 / τ , which is described by
H ( s ) = G L τ s + 1 x τ s + 1 β ,
the frequency responses are given by
H ( j ω ) = G L · 1 + ( ω τ ) 2 1 + ( x ω τ ) 2 β / 2 ,
H ( j ω ) = β · [ tan 1 ( ω τ ) tan 1 ( x ω τ ) ] .
Consequently, the group delay response is
τ g ( ω ) = β ( 1 x ) τ [ 1 ( ω τ ) 2 x ] [ 1 + ( ω τ ) 2 ] [ 1 + ( x ω τ ) 2 ] ,
with the value of the G D m a x , resulting from (22), being
G D m a x = β ( 1 x ) τ .
As per (22), the group delay is negative for x < 1 and ω < ω m , with ω m given by the same expression as in the case of its integer-order counterpart. The gain at the mean frequency is G m = G L / x β / 2 and ω m becomes the knee frequency by setting x = 2 1 / β .
Therefore, the expression of the bandwidth, becomes
B W G D = 2 1 / β τ ,
and the maximum achievable group delay resulting from (23) is given by
G D m a x = β 1 2 1 / β τ .
In order to facilitate the reader, the most important characteristics of the group delay responses of the considered filters are summarized in Table 1. In addition, plots of the normalized bandwidth ( B W G D · τ ) and the maximum achievable value of the group delay | G D m a x | / τ as functions of the order ( β ) are demonstrated in Figure 2, respectively. For instance, when β = 0.5 , the values of B W G D · τ and | G D m a x | / τ are equal to {1.73, 0.5} for the power-law inverse filter, and {1.99, 0.38} for the power-law bilinear filter. Consequently, in terms of bandwidth, the power-law bilinear filter is beneficial over the power-law inverse low-pass filter. Taking also into account that the maximum value of the parameter B W G D · τ offered by the power-law bilinear filter within the range of orders [0.1, 1] is equal to 32, while the corresponding value for the integer-order bilinear filter is constant and equal to 1.41, it is readily obtained that the power-law bilinear filter is also advantageous with regards to its integer-order counterpart.
Considering the group delay bandwidth product for each filter, the values are 0.865 for the power-law inverse filter, and 0.7562 for the power-law bilinear filter. The corresponding value of the integer-order inverse filter is equal to 1, while for integer-order bilinear filter is equal to 0.707. In this case, the integer-order inverse filters are beneficial over the power-law inverse filters, while the case of bilinear filters, the power-law filters are more beneficial than their integer-order counterparts.

4. Implementations of the Power-Law Bilinear Negative Group Delay Filters

Let us consider power-law bilinear filters with G L = 1 , ω 0 = 1 rad/s, and β = 0.3 , 0.5 , 0.7 . With regards to the limitations, we might encounter when considering non-integer systems in integer-order, the only one is derived by the trade-off between the circuit complexity and the level of accuracy. Employing a second-order curve-fitting-based approximation in the range [ 0.001 , 10 ] rad/s, the obtained gain and group delay responses for each case are given by the plots in Figure 3. The values of the B W G D and | G D m a x | are {3.19 rad/s, 270 ms}, {1.99 rad/s, 375 ms} and {1.63 rad/s, 440 ms}, respectively, with ideal values being {3.1 rad/s, 269 ms}, {1.99 rad/s, 375 ms} and {1.63 rad/s, 440 ms}.
Therefore, the employment of this approximation order is sufficient for achieving high accuracy, and the resulting rational integer-order transfer function can be expressed in a standard filter form as
H s = G 2 s 2 + G 1 ω 0 Q s + G 0 ω 0 2 s 2 + ω 0 Q s + ω 0 2 ,
where ω 0 , Q are the frequency and quality factor of the poles, and G 0 , G 1 , G 2 are real scaling factors.
In general, this transfer function can be implemented through the following procedures:
(a)
Employing the functional block diagram of a multi-feedback topology, e.g., the Inverse-Follow-the-Leader Feedback (IFLF), and using suitable active elements that offer electronic adjustment of the required time constants and scaling factors [32].
Choosing Operational Transconductance Amplifiers (OTAs) as active elements, the resulting structure is depicted in Figure 4, with the realized transfer function being
H s = G 2 s 2 + G 1 g m 1 C 1 s + G 0 g m 1 g m 2 C 1 C 2 s 2 + g m 1 C 1 s + g m 1 g m 2 C 1 C 2 .
The associated design equations are derived by equalizing the coefficients of (26) and (27), and they are summarized in (28) as
ω 0 = g m 1 g m 2 C 1 C 2 , Q = g m 2 C 1 g m 1 C 2 .
(b)
Employing a Field Programmable Analog Array (FPAA) device, such as the Anadigm AN231E04 device [35,36], where programmability is achieved through the utilization of the switched-capacitor technique. For this purpose, the transfer function in (26) is alternatively expressed as a sum of high-pass, band-pass, and low-pass biquad filters
H s = G 2 s 2 s 2 + ω 0 Q s + ω 0 2 + G 1 ω 0 Q s s 2 + ω 0 Q s + ω 0 2 + G 0 1 s 2 + ω 0 Q s + ω 0 2 .
Using the Anadigm Designer®2 EDA software, the resulting realization of (29) is demonstrated in Figure 5, where the FilterBiquad Configured Analog Modules (CAMs) with specifications { ω 0 , Q , G i } ( i = 0 , 1 , 2 ) have been utilized towards this purpose.
(c)
Employing the concept in [37], the transfer function in (26) is expressed as a ratio of two impedances, i.e., H ( s ) = Z 2 / Z 1 . According to [31], the choice of the impedances depends on the transfer function that will be realized. Additionally, in order for the impedance to be realizable by a Cauer or Foster network, its frequency response must have the form of a low-pass filter. Inspecting the gain responses in Figure 3, it is obtained that the response of the filter has the form of an inverse high-pass filter in the range of interest. Therefore, the impedance Z 1 will be implemented by a Cauer/Foster network, and will be equal to Z 1 = R p / H ( s ) , while Z 2 = R p , with R p being an ohmic resistor with an arbitrary value. The resulting scheme is demonstrated in Figure 6, where the Cauer type-I network is utilized for implementing the impedance Z 1 . The corresponding design equations are summarized in (30) as,
R 0 = q 0 , R i = q i ( i = 2 , 4 ) , C j = q j ( j = 1 , 3 ) ,
where q i ( j ) are the coefficients of the continued fraction expansion of the transfer function R p / H ( s ) [38].
Figure 4. OTA-C implementation of the transfer function in (26).
Figure 4. OTA-C implementation of the transfer function in (26).
Electronics 13 00522 g004
Figure 5. FPAA based implementation of the transfer function in (26).
Figure 5. FPAA based implementation of the transfer function in (26).
Electronics 13 00522 g005
Figure 6. Implementation of (26) using a CFOA as the active element and a Cauer type-I RC network.
Figure 6. Implementation of (26) using a CFOA as the active element and a Cauer type-I RC network.
Electronics 13 00522 g006

5. Simulation and Experimental Results

5.1. Simulation Results

The implementation of Figure 4 is achieved employing the OTA circuitry in Figure 7 [32]. The MOS transistors are biased in the strong inversion region, so their transconductance will be calculated using the following equation g m = 2 K n W L I b i a s , where the gain factor of the nMOS transistor is defined as: K n = μ 0 C o x , with μ 0 being the charge carrier mobility, and C o x the gate oxide capacitance per unit area. The parameters I b i a s and W/L represent the bias current and the aspect ratio of the transistor, respectively. As the transconductance parameter of the OTA is an adjustable variable determined by the bias current, the frequency characteristics of the filter can be electronically tuned. The behavior of the power-law bilinear filters is evaluated using the design kit provided by the Austria Mikro Systeme (AMS) CMOS 0.35 μm process. Considering that ω 0 = 10 krad/s, and β = 0.3 , 0.5 , 0.7 , and power supply voltages V D D = V S S = 1.25 V, the appropriate MOS transistors aspect ratios chosen are 20 μm/1 μm for Mb1–Mb4, 10 μm/1 μm for Mn1–Mn2, and 200 μm/1 μm for Mp1–Mp4. According to (28), for C 1 = 1 nF and C 2 = 5 nF, the values of transconductances of the OTAs, as well as of the scaling factors and of the bias currents are summarized in Table 2, for each order. The summation stage has a bias current equal to 22 μA and transconductance 130 μS in all cases. Moreover, as the scaling factor G 0 is always equal to 1 in this design, this stage could be omitted, simplifying the overall circuit.
The layout design of the active core of the filters is depicted in Figure 8 and the post-layout gain and group delay responses are presented in Figure 9, along with the corresponding theoretical responses with black dashed lines. The simulated maximum group delay values | G D m a x | for the power-law bilinear filters are 26.73 μs, 37.4 μs and 44.05 μs, close to the theoretical ones 27.02 μs, 37.5 μs and 43.99 μs, respectively, for the orders β = 0.3, 0.5, 0.7. The associated bandwidths are 31.49 krad/s, 19.99 krad/s and 16.36 krad/s, which are close to the theoretically predicted 31.59 krad/s, 19.9 krad/s and 16.35 krad/s.
The sensitivity of the designed power-law bilinear filters has been evaluated through the Monte-Carlo analysis tool offered by the Analog Design Environment tool of the Cadence IC design suite in the case of β = 0.3 . The resulting statistical plots for 500 runs are depicted in Figure 10, where the standard deviation for the maximum group delay is 4.99 μs and for the bandwidth 0.7 krad/s. Compared with the corresponding mean values 26.73 μs and 31.49 krad/s, the filters robustness is confirmed.
The time-domain behavior of the filters is performed using as stimulus a Sync signal and the obtained input and output waveforms are demonstrated in Figure 11. The measured delays between the peaks of the envelop of the output signals and the input signal are −24.24 μs, −23.54 μs and −24.87 μs for β = 0.3, 0.5, 0.7, which closely match the theoretical value of −25.63 μs, confirming their accuracy.
Assuming ω 0 = 100 rad/s, and the range of approximation ( 10 1 , 10 4 ) rad/s, and R p = 10 k Ω , the passive elements values (rounded to the E96 series defined in IEC 60063 standard) of Cauer type-I network, are summarized in Table 3. Utilizing OrCAD PSpice, with the AD844 discrete component biased at ±10 V employed as CFOA [39], the simulated gain and group delay responses of the power-law bilinear filters are depicted in Figure 12, with the associated theoretical responses represented by black dashed lines. The maximum group delay values | G D m a x | for the power-law bilinear filters are 2.61 ms, 3.69 ms and 4.4 ms, close to the theoretical ones 2.7 ms, 3.7 ms and 4.4 ms, respectively, for the orders β = 0.3, 0.5, 0.7. The associated bandwidths are 332.5 rad/s, 206.6 rad/s and 168.4 rad/s, which are close to those predicted by the theory, 315.9 rad/s, 199.2 rad/s and 163.5 rad/s.
The sensitivity analysis is performed by employing the Monte-Carlo analysis, offered by the Advanced Analysis tool of the OrCAD PSpice for the case of the power-law bilinear filter of order β = 0.3 . The statistical plots (for N = 500 runs) of the maximum group delay and bandwidth are demonstrated in Figure 13. The values of the standard deviation are 56.3 μ s for the maximum group delay and 9.73 rad/s for the bandwidth, which are derived by considering ± 5 % deviation from the nominal values of passive elements. Given that the mean values are 2.61 ms and 332.5 rad/s, this confirms the filter’s reasonable sensitivity characteristics.
The time-domain behavior of the topologies under consideration is evaluated by using as stimulus an electrocardiogram (ECG) signal. The resulting output waveforms are depicted in Figure 14, where the measured delays between the peaks of the envelope of the output signals and the input signal are −2.77 ms, −2.77 ms and −5.55 ms, which closely match the theoretical values of −2.8 ms, −2.8 ms and −5.5 ms, respectively, for β = 0.3 , 0.5 , 0.7 . The effect of the filter on the spectrum of the input ECG signal is depicted in Figure 15, where it the evident that the spectrum of the resulting output signal is slightly modified due to the non-constant gain within the bandwidth of the ECG signal.

5.2. Experimental Results

The experimental verification of the power-law bilinear filters is presented where the design in Figure 5 is employed with clock frequency 500 kHz. Using the Keysight IntuiLink Waveform Editor for Function/Arbitrary Waveform Generators® a Gaussian pulse of 1 kHz frequency is used as stimulus signal for the FPAA device, through an Agilent 33250A arbitrary waveform generator. The associated screenshots, containing the input and output waveforms, obtained through the employment of an Agilent DSO6034A oscilloscope, are provided in Figure 16. The measured delays between the peaks of the envelop of the output and input signals are −25 μs, −30 μs and −31 μs, close to the corresponding values −23.2 μs, −31.1 μs and −35.3 μs, which are derived from the theory.

6. Conclusions

The comparison between integer-order and power-law filters shows that, in terms of the product of the bandwidth and the maximum achievable group delay, the power-law bilinear filters are beneficial with regards to their integer-order counterparts. The involved implementation strategies, including curve-fitting approximations, multi-feedback topologies, and a Field Programmable Analog Array (FPAA) device, showcase the versatility and adaptability of the proposed filters. Simulations were performed over a broad frequency range, validating the accuracy of the designed filters, while experimental results, obtained using Anadigm AN231E04 FPAA platforms, provided real-world validation of our proposed designs. The achieved performance closely aligned with the simulation predictions, confirming the feasibility and reliability of the proposed power-law bilinear NGD filter designs. In conclusion, the presented designs offer enhanced performance characteristics, making them suitable for applications where precise control over group delay and bandwidth is crucial.

Author Contributions

Conceptualization, C.P., J.N., A.S.E. and B.J.M.; methodology, J.N. and C.P.; software, J.N.; validation, J.N.; formal analysis, J.N.; investigation, J.N. and C.P.; writing—original draft preparation, C.P.; writing—review and editing, C.P., A.S.E. and B.J.M.; project administration, C.P., A.S.E. and B.J.M. All authors have read and agreed to the published version of the manuscript.

Funding

This research received no external funding.

Institutional Review Board Statement

Not applicable.

Informed Consent Statement

Not applicable.

Data Availability Statement

Data are contained within the article.

Conflicts of Interest

The authors declare no conflicts of interest.

Abbreviations

The following abbreviations are used in this manuscript:
AMSAustria Mikro Systeme
CAMsConfigured Analog Modules
CFOACurrent Feedback Operational Amplifier
CMOSComplimentary Metal-Oxide Semiconductor
ECGElectrocardiogram
FOFractional-Order
FPAAField Programmable Analog Array
ICIntegrated Circuit
IFLFInverse-Follow-the-Leader-Feedback
LHPLeft Half-Plane
MOSMetal-Oxide Semiconductor
NGDNegative Group Delay
OTAOperational Transconductance Amplifier
RFRadio Frequency
RCResistor Capacitor

References

  1. Mitchell, M.W.; Chiao, R.Y. Negative group delay and ’fronts’ in a causal system: An experiment with very low frequency bandpass amplifiers. Phys. Lett. A 1997, 230, 133–138. [Google Scholar] [CrossRef]
  2. Mitchell, M.W.; Chiao, R.Y. Causality and negative group delays in a simple bandpass amplifier. Am. J. Phys. 1998, 66, 14–19. [Google Scholar] [CrossRef]
  3. Solli, D.; Chiao, R.; Hickmann, J. Superluminal effects and negative group delays in electronics, and their applications. Phys. Rev. E 2002, 66, 056601. [Google Scholar] [CrossRef]
  4. Kitano, M.; Nakanishi, T.; Sugiyama, K. Negative group delay and superluminal propagation: An electronic circuit approach. IEEE J. Sel. Top. Quantum Electron. 2003, 9, 43–51. [Google Scholar] [CrossRef]
  5. Munday, J.; Henderson, R. Superluminal time advance of a complex audio signal. Appl. Phys. Lett. 2004, 85, 503–505. [Google Scholar] [CrossRef]
  6. Voss, H.U.; Stepp, N. A negative group delay model for feedback-delayed manual tracking performance. J. Comput. Neurosci. 2016, 41, 295–304. [Google Scholar] [CrossRef]
  7. Voss, H.U. A delayed-feedback filter with negative group delay. Chaos Interdiscip. J. Nonlinear Sci. 2018, 28, 113113. [Google Scholar] [CrossRef] [PubMed]
  8. Pyragiene, T.; Pyragas, K. Design of a negative group delay filter via reservoir computing approach: Real-time prediction of chaotic signals. Phys. Lett. A 2019, 383, 3088–3094. [Google Scholar] [CrossRef]
  9. Wan, F.; Miao, X.; Ravelo, B.; Yuan, Q.; Cheng, J.; Ji, Q.; Ge, J. Design of multi-scale negative group delay circuit for sensors signal time-delay cancellation. IEEE Sens. J. 2019, 19, 8951–8962. [Google Scholar] [CrossRef]
  10. Pyragiene, T.; Pyragas, K. Anticipatory synchronization via low-dimensional filters. Phys. Lett. A 2017, 381, 1893–1898. [Google Scholar] [CrossRef]
  11. Wan, F.; Yuan, Z.; Ravelo, B.; Ge, J.; Rahajandraibe, W. Low-pass NGD voice signal sensoring with passive circuit. IEEE Sens. J. 2020, 20, 6762–6775. [Google Scholar] [CrossRef]
  12. Chou, P.Y.; Chien, J.F.; Chen, K.S.; Huang, Y.T.; Chen, C.C.; Chan, C. Anticipation and negative group delay in a retina. Phys. Rev. E 2021, 103, L020401. [Google Scholar] [CrossRef]
  13. Baloglu, O.; Cicekoglu, O.; Herencsar, N. OTA-C signal delay compensation circuit for transimpedance-mode audio signal processing systems. Integration 2023, 90, 205–213. [Google Scholar] [CrossRef]
  14. Baloglu, O.; Cicekoglu, O.; Herencsar, N. Single CFOA-based active Negative Group Delay circuits for signal anticipation. Eng. Sci. Technol. Int. J. 2023, 48, 101590. [Google Scholar] [CrossRef]
  15. Ravelo, B.; Pérennec, A.; Le Roy, M.; Boucher, Y.G. Active microwave circuit with negative group delay. IEEE Microw. Wirel. Components Lett. 2007, 17, 861–863. [Google Scholar] [CrossRef]
  16. Ravelo, B. Synthesis of RF circuits with negative time delay by using LNA. Adv. Electromagn. 2013, 2, 44–54. [Google Scholar] [CrossRef]
  17. Ravelo, B. Similitude between the NGD function and filter gain behaviours. Int. J. Circuit Theory Appl. 2014, 42, 1016–1032. [Google Scholar] [CrossRef]
  18. Xiao, J.K.; Wang, Q.F.; Ma, J.G. Negative group delay circuits and applications: Feedforward amplifiers, phased-array antennas, constant phase shifters, non-foster elements, interconnection equalization, and power dividers. IEEE Microw. Mag. 2021, 22, 16–32. [Google Scholar] [CrossRef]
  19. Wan, F.; Gu, T.; Li, B.; Li, B.; Rahajandraibe, W.; Guerin, M.; Lalléchère, S.; Ravelo, B. Design and Experimentation of Inductorless Low-Pass NGD Integrated Circuit in 180-nm CMOS Technology. IEEE Transcations Comput. Aided Des. Integr. Circuits Syst. 2022, 41, 4965–4974. [Google Scholar] [CrossRef]
  20. Ravelo, B.; Bilal, H.; Rakotonandrasana, S.; Guerin, M.; Haddad, F.; Ngoho, S.; Rahajandraibe, W. Transient Characterization of New Low-Pass Negative Group Delay RC-Network. IEEE Trans. Circuits Syst. II Express Briefs 2024, 71, 126–130. [Google Scholar] [CrossRef]
  21. Nakanishi, T.; Sugiyama, K.; Kitano, M. Demonstration of negative group delays in a simple electronic circuit. Am. J. Phys. 2002, 70, 1117–1121. [Google Scholar] [CrossRef]
  22. Ravelo, B. Methodology of elementary negative group delay active topologies identification. IET Circuits Devices Syst. 2013, 7, 105–113. [Google Scholar] [CrossRef]
  23. Ravelo, B. First-order low-pass negative group delay passive topology. Electron. Lett. 2016, 52, 124–126. [Google Scholar] [CrossRef]
  24. Abuelmaatti, M.T.; Khalifa, Z.J. A new CFOA-based negative group delay cascadable circuit. Analog Integr. Circuits Signal Process. 2018, 95, 351–355. [Google Scholar] [CrossRef]
  25. Wan, F.; Wang, L.; Ji, Q.; Ravelo, B. Canonical transfer function of band-pass NGD circuit. IET Circuits Devices Syst. 2019, 13, 125–130. [Google Scholar] [CrossRef]
  26. Randriatsiferana, R.; Gan, Y.; Wan, F.; Rahajandraibe, W.; Vauché, R.; Murad, N.M.; Ravelo, B. Study and experimentation of a 6-dB attenuation low-pass NGD circuit. Analog. Integr. Circuits Signal Process. 2022, 110, 105–114. [Google Scholar] [CrossRef]
  27. Yuan, A.; Fang, S.; Wang, Z.; Liu, H. A novel multifunctional negative group delay circuit for realizing band-pass, high-pass and low-pass. Electronics 2021, 10, 1742. [Google Scholar] [CrossRef]
  28. Maundy, B.; Elwakil, A.; Psychalinos, C. Systematic design of negative group delay circuits. AEU Int. J. Electron. Commun. 2024, 174, 155060. [Google Scholar] [CrossRef]
  29. Banchuin, R. On the fractional domain analysis of negative group delay circuits. Int. J. Circuit Theory Appl. 2023; in press. [Google Scholar] [CrossRef]
  30. Kapoulea, S.; Psychalinos, C.; Elwakil, A.S. Power law filters: A new class of fractional-order filters without a fractional-order Laplacian operator. AEU-Int. J. Electron. Commun. 2021, 129, 153537. [Google Scholar] [CrossRef]
  31. Nako, J.; Psychalinos, C.; Elwakil, A.S. One active element implementation of fractional-order Butterworth and Chebyshev filters. AEU-Int. J. Electron. Commun. 2023, 168, 154724. [Google Scholar] [CrossRef]
  32. Tsirimokou, G.; Psychalinos, C.; Elwakil, A. Design of CMOS Analog Integrated Fractional-Order Circuits: Applications in Medicine and Biology; Springer: Berlin/Heidelberg, Germany, 2017. [Google Scholar] [CrossRef]
  33. Shen, H.; Wang, Z. A Circuit Principle and Simulation Test for Negative Group Delay. Int. J. Adv. Netw. Monit. Control. 2022, 7, 46–57. [Google Scholar] [CrossRef]
  34. Nako, J.; Psychalinos, C.; Elwakil, A.S.; Minaei, S. Non-Integer Order Generalized Filters Designs. IEEE Access 2023, 11, 116846–116859. [Google Scholar] [CrossRef]
  35. Anadigm. AN231E04 dpASP: The AN231E04 dpASP Dynamically Reconfigurable Analog Signal Processor. Available online: https://www.anadigm.com (accessed on 4 December 2023).
  36. Hassanein, A.M.; Madian, A.H.; Radwan, A.G.; Said, L.A. On the Design Flow of the Fractional-Order Analog Filters between FPAA Implementation and Circuit Realization. IEEE Access 2023, 11, 29199–29214. [Google Scholar] [CrossRef]
  37. Nako, J.; Psychalinos, C.; Elwakil, A.S. A 1 + α Order Generalized Butterworth Filter Structure and Its Field Programmable Analog Array Implementation. Electronics 2023, 12, 1225. [Google Scholar] [CrossRef]
  38. Tsirimokou, G. A systematic procedure for deriving RC networks of fractional-order elements emulators using MATLAB. AEU-Int. J. Electron. Commun. 2017, 78, 7–14. [Google Scholar] [CrossRef]
  39. Analog Devices. AD844 60 MHz 2000 V/us Monolithic Op Amp with Quad Low Noise, Data Sheet, rev. G. Available online: https://www.analog.com/en/products/ad844.html (accessed on 26 November 2023).
Figure 1. Group delay frequency response of a fractional-order inverse low-pass filter ( α = 0.1, 0.3, 0.5).
Figure 1. Group delay frequency response of a fractional-order inverse low-pass filter ( α = 0.1, 0.3, 0.5).
Electronics 13 00522 g001
Figure 2. Variation of (a) the bandwidth, and (b) the maximum group delay, as a function of the order ( 0.1 β 1 ) of power-law inverse and bilinear filters.
Figure 2. Variation of (a) the bandwidth, and (b) the maximum group delay, as a function of the order ( 0.1 β 1 ) of power-law inverse and bilinear filters.
Electronics 13 00522 g002
Figure 3. Approximated gain and group delay responses of power-law bilinear filters with G L = 1 , ω 0 = 1 rad/s and β = 0.3 , 0.5 , 0.7 .
Figure 3. Approximated gain and group delay responses of power-law bilinear filters with G L = 1 , ω 0 = 1 rad/s and β = 0.3 , 0.5 , 0.7 .
Electronics 13 00522 g003
Figure 7. OTA circuitry. [32].
Figure 7. OTA circuitry. [32].
Electronics 13 00522 g007
Figure 8. Layout design of the active core of the power-law bilinear filters (the area is 183.1 μ m × 171.4 μ m).
Figure 8. Layout design of the active core of the power-law bilinear filters (the area is 183.1 μ m × 171.4 μ m).
Electronics 13 00522 g008
Figure 9. Post-layout gain and group delay responses of power-law bilinear filters with β = 0.3, 0.5, 0.7 realized by the topology in Figure 4.
Figure 9. Post-layout gain and group delay responses of power-law bilinear filters with β = 0.3, 0.5, 0.7 realized by the topology in Figure 4.
Electronics 13 00522 g009
Figure 10. Monte-Carlo analysis results concerning (a) the maximum group delay, and (b) the bandwidth, realized by the topology in Figure 4 for β = 0.3 .
Figure 10. Monte-Carlo analysis results concerning (a) the maximum group delay, and (b) the bandwidth, realized by the topology in Figure 4 for β = 0.3 .
Electronics 13 00522 g010
Figure 11. Time-domain waveforms of the topology in Figure 6, stimulated by a Sync signal.
Figure 11. Time-domain waveforms of the topology in Figure 6, stimulated by a Sync signal.
Electronics 13 00522 g011
Figure 12. Simulated gain and group delay responses of power-law bilinear filters with β = 0.3 , 0.5 , 0.7 realized by the topology in Figure 6.
Figure 12. Simulated gain and group delay responses of power-law bilinear filters with β = 0.3 , 0.5 , 0.7 realized by the topology in Figure 6.
Electronics 13 00522 g012
Figure 13. Monte-Carlo analysis results for (a) the maximum group delay, and (b) the bandwidth, realized by the topology in Figure 6 for β = 0.3 .
Figure 13. Monte-Carlo analysis results for (a) the maximum group delay, and (b) the bandwidth, realized by the topology in Figure 6 for β = 0.3 .
Electronics 13 00522 g013
Figure 14. Time-domain input and output waveforms of the topology in Figure 6, stimulated by an ECG signal.
Figure 14. Time-domain input and output waveforms of the topology in Figure 6, stimulated by an ECG signal.
Electronics 13 00522 g014
Figure 15. Effect of the filter on the spectrum of the input ECG signal for β = 0.5 .
Figure 15. Effect of the filter on the spectrum of the input ECG signal for β = 0.5 .
Electronics 13 00522 g015
Figure 16. Screenshot from the Agilent DSO 6034A oscilloscope about the input (green) and output (magenta) waveforms realized by the FPAA device, stimulated by a Gaussian pulse for (a) β = 0.3 , (b) β = 0.5 , and (c) β = 0.7 .
Figure 16. Screenshot from the Agilent DSO 6034A oscilloscope about the input (green) and output (magenta) waveforms realized by the FPAA device, stimulated by a Gaussian pulse for (a) β = 0.3 , (b) β = 0.5 , and (c) β = 0.7 .
Electronics 13 00522 g016
Table 1. Group delay performance characteristics realized by integer and non-integer-order filters.
Table 1. Group delay performance characteristics realized by integer and non-integer-order filters.
Type of FilterBandwidth ( BW GD )Max. GD ( GD max )
inv. IO-LP 1 / τ τ
inv. PL-LP 2 1 / β 1 / τ β τ
IO-bilinear 2 / τ τ / 2
PL-bilinear 2 1 / β / τ β ( 1 2 1 / β ) τ
Table 2. Values of transconductances of the OTAs and of the scaling factors and bias currents.
Table 2. Values of transconductances of the OTAs and of the scaling factors and bias currents.
Parameter β = 0.3 β = 0.5 β = 0.7
g m 1  ( μ S)87.0750.4540.20
g m 2  ( μ S)73.2954.3846.74
G 0 111
G 1 1.3931.4071.411
G 2 1.9961.9992
I b i a s 1  ( μ A)9.814.883.72
I b i a s 2  ( μ A)7.815.354.45
Table 3. Values of the RC Cauer-I network for implementing the power-law bilinear filters of orders β = 0.3 , 0.5 , 0.7 .
Table 3. Values of the RC Cauer-I network for implementing the power-law bilinear filters of orders β = 0.3 , 0.5 , 0.7 .
Element β = 0.3 β = 0.5 β = 0.7
R 0  ( Ω )499049904990
R 2  ( Ω )357043204750
R 4  ( Ω )1370649261
C 1  ( μ F)0.751.331.69
C 3  ( μ F)4.129.7625.5
Disclaimer/Publisher’s Note: The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of MDPI and/or the editor(s). MDPI and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content.

Share and Cite

MDPI and ACS Style

Nako, J.; Psychalinos, C.; Elwakil, A.S.; Maundy, B.J. Power-Law Negative Group Delay Filters. Electronics 2024, 13, 522. https://doi.org/10.3390/electronics13030522

AMA Style

Nako J, Psychalinos C, Elwakil AS, Maundy BJ. Power-Law Negative Group Delay Filters. Electronics. 2024; 13(3):522. https://doi.org/10.3390/electronics13030522

Chicago/Turabian Style

Nako, Julia, Costas Psychalinos, Ahmed S. Elwakil, and Brent J. Maundy. 2024. "Power-Law Negative Group Delay Filters" Electronics 13, no. 3: 522. https://doi.org/10.3390/electronics13030522

Note that from the first issue of 2016, this journal uses article numbers instead of page numbers. See further details here.

Article Metrics

Back to TopTop