Next Article in Journal
Methodology for Digital Synthesis of Deterministic and Random Jitter Generation on Rising or Falling Edges of Data Pattern
Next Article in Special Issue
DrawerPipe: A Reconfigurable Pipeline for Network Processing on FPGA-Based SmartNIC
Previous Article in Journal
Delay Bound Optimization in NoC Using a Discrete Firefly Algorithm
Previous Article in Special Issue
Memory Optimization for Bit-Vector-Based Packet Classification on FPGA
 
 
Article

Article Versions Notes

Electronics 2019, 8(12), 1509; https://doi.org/10.3390/electronics8121509
Action Date Notes Link
article xml file uploaded 9 December 2019 10:20 CET Original file -
article xml uploaded. 9 December 2019 10:20 CET Update https://www.mdpi.com/2079-9292/8/12/1509/xml
article pdf uploaded. 9 December 2019 10:20 CET Version of Record https://www.mdpi.com/2079-9292/8/12/1509/pdf
article html file updated 9 December 2019 10:21 CET Original file -
article html file updated 31 December 2019 16:00 CET Update -
article html file updated 14 February 2020 17:04 CET Update -
article html file updated 19 July 2022 22:09 CEST Update https://www.mdpi.com/2079-9292/8/12/1509/html
Back to TopTop