Next Article in Journal
DrawerPipe: A Reconfigurable Pipeline for Network Processing on FPGA-Based SmartNIC
Next Article in Special Issue
Mobile Oriented Future Internet (MOFI): Architectural Designs and Experimentations
Previous Article in Journal
3-D Synapse Array Architecture Based on Charge-Trap Flash Memory for Neuromorphic Application
Previous Article in Special Issue
SmartX Box: Virtualized Hyper-Converged Resources for Building an Affordable Playground
 
 
Article

Article Versions Notes

Electronics 2020, 9(1), 58; https://doi.org/10.3390/electronics9010058
Action Date Notes Link
article xml file uploaded 31 December 2019 10:32 CET Original file -
article pdf uploaded. 31 December 2019 10:32 CET Version of Record https://www.mdpi.com/2079-9292/9/1/58/pdf-vor
article xml file uploaded 19 January 2020 07:06 CET Update -
article xml uploaded. 19 January 2020 07:06 CET Update https://www.mdpi.com/2079-9292/9/1/58/xml
article pdf uploaded. 19 January 2020 07:06 CET Updated version of record https://www.mdpi.com/2079-9292/9/1/58/pdf
article html file updated 19 January 2020 07:08 CET Original file -
article html file updated 6 February 2020 18:11 CET Update -
article html file updated 14 February 2020 22:57 CET Update -
article html file updated 19 July 2022 20:27 CEST Update https://www.mdpi.com/2079-9292/9/1/58/html
Back to TopTop