Next Article in Journal
A New Physical Design Flow for a Selective State Retention Based Approach
Next Article in Special Issue
A Framework for Ultra Low-Power Hardware Accelerators Using NNs for Embedded Time Series Classification
Previous Article in Journal
Comparative Modelling and Thermal Analysis of AlGaN/GaN Power Devices
Previous Article in Special Issue
A Dynamic Reconfigurable Architecture for Hybrid Spiking and Convolutional FPGA-Based Neural Network Designs
 
 
Article

Article Versions Notes

J. Low Power Electron. Appl. 2021, 11(3), 34; https://doi.org/10.3390/jlpea11030034
Action Date Notes Link
article xml file uploaded 4 September 2021 12:40 CEST Original file -
article xml uploaded. 4 September 2021 12:40 CEST Update -
article pdf uploaded. 4 September 2021 12:40 CEST Version of Record https://www.mdpi.com/2079-9268/11/3/34/pdf-vor
article html file updated 4 September 2021 12:42 CEST Original file -
article xml file uploaded 6 September 2021 06:44 CEST Update -
article xml uploaded. 6 September 2021 06:44 CEST Update https://www.mdpi.com/2079-9268/11/3/34/xml
article pdf uploaded. 6 September 2021 06:44 CEST Updated version of record https://www.mdpi.com/2079-9268/11/3/34/pdf
article html file updated 6 September 2021 06:46 CEST Update -
article html file updated 30 July 2022 04:20 CEST Update https://www.mdpi.com/2079-9268/11/3/34/html
Back to TopTop