Next Article in Journal
An Ultra Low Power Integer-N PLL with a High-Gain Sampling Phase Detector for IOT Applications in 65 nm CMOS
Next Article in Special Issue
A Sub-1-V Nanopower MOS-Only Voltage Reference
Previous Article in Journal
Signal Filtering Using Neuromorphic Measurements
Previous Article in Special Issue
Design and Optimization of an Ultra-Low-Power Cross-Coupled LC VCO with a DFF Frequency Divider for 2.4 GHz RF Receivers Using 65 nm CMOS Technology
 
 
Communication

Article Versions Notes

J. Low Power Electron. Appl. 2023, 13(4), 64; https://doi.org/10.3390/jlpea13040064
Action Date Notes Link
article xml file uploaded 12 December 2023 12:16 CET Original file -
article xml uploaded. 12 December 2023 12:17 CET Update -
article pdf uploaded. 12 December 2023 12:17 CET Version of Record https://www.mdpi.com/2079-9268/13/4/64/pdf-vor
article html file updated 12 December 2023 12:18 CET Original file -
article xml file uploaded 13 December 2023 03:04 CET Update -
article xml uploaded. 13 December 2023 03:04 CET Update -
article pdf uploaded. 13 December 2023 03:04 CET Updated version of record https://www.mdpi.com/2079-9268/13/4/64/pdf
article html file updated 13 December 2023 03:06 CET Update -
article xml file uploaded 15 December 2023 02:08 CET Update -
article xml uploaded. 15 December 2023 02:08 CET Update https://www.mdpi.com/2079-9268/13/4/64/xml
article html file updated 15 December 2023 02:10 CET Update https://www.mdpi.com/2079-9268/13/4/64/html
Back to TopTop