Next Article in Journal
Multi-Threshold NULL Convention Logic (MTNCL): An Ultra-Low Power Asynchronous Circuit Design Methodology
Next Article in Special Issue
Impacts of Work Function Variation and Line-Edge Roughness on TFET and FinFET Devices and 32-Bit CLA Circuits
Previous Article in Journal / Special Issue
A Robust Ultra-Low Voltage CPU Utilizing Timing-Error Prevention
 
 
Article

Article Versions Notes

J. Low Power Electron. Appl. 2015, 5(2), 69-80; https://doi.org/10.3390/jlpea5020069
Action Date Notes Link
article pdf uploaded. 29 April 2015 14:30 CEST Version of Record https://www.mdpi.com/2079-9268/5/2/69/pdf
article html file updated 21 August 2015 11:24 CEST Original file -
article html file updated 26 March 2019 01:42 CET Update -
article html file updated 6 May 2019 20:54 CEST Update -
article html file updated 6 February 2020 18:11 CET Update https://www.mdpi.com/2079-9268/5/2/69/html
Back to TopTop