Leveraging Static and Dynamic Wear Leveling to Prolong the Lifespan of Solid-State Drives
Abstract
:1. Introduction
2. Background and Related Work
2.1. SSD Internals and NAND Flash Memory
2.2. Wear Leveling Policies
3. Greedy with Migration Pool
3.1. Overview
3.2. Data Structure
3.3. Migration
3.4. Garbage Collection
3.5. Computation Overhead
4. Performance Evaluation
4.1. Experimental Environment
4.2. Static vs. Dynamic Wear Leveling
- The effectiveness of wear leveling increases with a higher proportion of cold data. This trend is observed across all policies.
- Dynamic wear leveling policies like CB and WOGC help extend the lifespan of SSDs. Compared to when no wear leveling is performed, WOGC extends the lifespan by up to a maximum of 1.43–4.01 times, and CB extends it by up to a maximum of 1.36–2.79 times, depending on the trace. However, in cases where no initialization is performed or the initialization ratio is 10%, there were instances where the lifespan actually shortened compared to when no wear leveling was applied. This suggests that dynamic wear leveling can have a negative impact when there are no cold data or when the proportion of cold data is low.
- Static wear leveling performed alone (PWL) also has a significant effect in extending the lifespan of SSDs. The lifespan of SSDs improved by up to 1.86–5.92 times, depending on the trace.
- When combining dynamic wear leveling policies like CB and WOGC with static wear leveling policy (CB+PWL and WOGC+PWL), the lifespan of SSDs could be further extended compared to using CB or WOGC alone. When using CB with PWL, the lifespan extended by up to 1.20–3.20 times depending on the trace, while for WOGC, it extended by up to 1.05–1.24 times. Notably, the lifespan extension effect of using PWL with CB was greater than with WOGC. While WOGC was generally superior to CB when performing dynamic wear leveling alone, combining PWL made CB the superior policy over WOGC. This suggests that evaluating the performance of using dynamic wear leveling alone may not be appropriate.
- While CB+PWL extended the lifespan of SSDs more than not using wear leveling or using dynamic wear leveling alone, the improvement was not significant compared to PWL. It was inferior to PWL in prn0 and proj0, and achieved similar lifespans in the other traces.
4.3. Evaluation of Greedy-MP
5. Conclusions
- Greedy-MP achieved the longest lifespan across all traces. Compared to policies using only PWL, it extended lifespan by up to 1.72 times, and compared to policies using PWL with CB dynamic wear leveling, it extended lifespan by up to 1.99 times, and compared to policies using PWL with WOGC dynamic wear leveling, it extended lifespan by up to 3.56 times.
- In Greedy-MP policy, the average erase count of all blocks approached the maximum possible value when the SSD lifespan terminated, indicating that wear leveling had almost reached its limit.
- Greedy-MP achieved the shortest average response time of input/output requests, indicating no significant performance degradation.
- Using static wear leveling, like PWL, alongside dynamic wear leveling, like CB or WOGC, was more effective in extending SSD lifespan than using dynamic wear leveling alone.
- Comparing policies using dynamic wear leveling alone (CB, WOGC) to those using only static wear leveling (PWL), the latter was largely more effective in extending SSD lifespan. However, combining both can enhance wear leveling degree, suggesting that it is desirable to utilize both static and dynamic wear leveling when designing new wear leveling policies.
Funding
Data Availability Statement
Acknowledgments
Conflicts of Interest
References
- Narayanan, D.; Thereska, E.; Donnelly, A. Migrating server storage to SSDs: Analysis of tradeoffs. In Proceedings of the Eurosys, Nuremberg, Germany, 31 March–3 April 2009; pp. 145–158. [Google Scholar]
- Pan, Y.; Dong, G.Q.; Wu, Q.; Zhang, T. Quasi-Nonvolatile SSD: Trading flash memory nonvolatility to improve storage system performance for enterprise applications. In Proceedings of the IEEE HPCA, New Orleans, LA, USA, 25–29 February 2012; pp. 179–188. [Google Scholar]
- Liu, R.; Yang, C. Optimizing NAND flash-based SSDs via retention relaxation. In Proceedings of the USENIX FAST, San Jose, CA, USA, 14–17 February 2012. [Google Scholar]
- Shin, I. Applying fast shallow write to short-lived data in solid-state drives. IEICE Electron. Express 2018, 13, 1–9. [Google Scholar] [CrossRef]
- Shin, J.Y.; Xia, Z.L.; Xu, N.Y.; Gao, R.; Cai, X.F.; Maeng, S.; Hsu, F.H. FTL design exploration in reconfigurable high-performance SSD for server applications. In Proceedings of the 23rd International Conference on Supercomputing (ICS ’09). Association for Computing Machinery, New York, NY, USA, 8–12 June 2012; pp. 338–349. [Google Scholar]
- Agrawal, N.; Prabhakaran, V.; Wobber, T.; Davis, J.D.; Manasse, M.S.; Panigrahy, R. Design tradeoffs for SSD performance. In Proceedings of the USENIX ATC, Berkeley, CA, USA, 14–19 June 2008; pp. 57–70. [Google Scholar]
- Ruan, X.J.; Alghamdi, M.I.; Jiang, X.F.; Zong, Z.L.; Tian, Y.; Qin, X. Improving write performance by enhancing internal parallelism of solid state drives. In Proceedings of the IEEE IPCCC, Austin, TX, USA, 1–3 December 2012; pp. 266–274. [Google Scholar]
- Park, S.Y.; Seo, E.; Shin, J.Y.; Maeng, S.; Lee, J. Exploiting internal parallelism of flash-based SSDs. IEEE Comput. Archit. Lett. 2010, 9, 9–12. [Google Scholar] [CrossRef]
- Winata, Y.; Kim, S.; Shin, I. Enhancing internal parallelism of solid-state drives while balancing write loads across dies. Electron. Lett. 2015, 24, 1978–1980. [Google Scholar] [CrossRef]
- Chen, F.; Lee, R.; Zhang, X.D. Essential roles of exploiting internal parallelism of flash memory based solid state srives in high-speed data processing. In Proceedings of the 2011 IEEE 17th HPCA, San Antonio, TX, USA, 12–16 February 2011; pp. 266–277. [Google Scholar]
- Hu, Y.; Jiang, H.; Feng, D.; Tian, L.; Luo, H.; Zhang, S. Performance impact and interplay of SSD parallelism through advanced commands, allocation strategy and data granularity. In Proceedings of the ACM ICS, Tucson, AZ, USA, 31 May–4 June 2011; pp. 96–107. [Google Scholar]
- Shin, I. Improving internal parallelism of solid state drives with selective multi-plane operation. Electron. Lett. 2018, 54, 64–66. [Google Scholar] [CrossRef]
- Jiao, Z.; Bhimani, J.; Kim, B. Wear leveling in SSDs considered harmful. In Proceedings of the ACM HotStorage, Virtual, 27–28 June 2022; pp. 72–78. [Google Scholar]
- Chiang, M.; Lee, P.; Chang, R. Managing flash memory in personal communication devices. In Proceedings of the ICSE, Singapore, 2–4 December 1997; pp. 177–182. [Google Scholar]
- Kawaguchi, A.; Nishioka, S.; Motoda, H. A flash-memory based file system. In Proceedings of the USENIX ATC, New Orleans, LA, USA, 16–20 January 1995; pp. 155–164. [Google Scholar]
- Matsui, C.; Arakawa, A.; Sun, C.; Takeuchi, K. Write order-based garbage collection scheme for an LBA scrambler integrated SSD. IEEE Trans. VLSI Syst. 2017, 2, 510–519. [Google Scholar] [CrossRef]
- Chen, Z.; Zhao, Y. DA-GC: A Dynamic Adjustment Garbage Collection Method Considering Wear-leveling for SSD. In Proceedings of the GLSVLSI, Virtual, China, 8–11 September 2020; pp. 475–480. [Google Scholar]
- Chang, Y.; Hsieh, J.; Kuo, T. Improving flash wear-leveling by proactively moving static data. IEEE Trans. Comput. 2010, 1, 53–65. [Google Scholar] [CrossRef]
- Murugan, M.; Du, D. Rejuvenator: A static wear leveling algorithm for NAND flash memory with minimized overhead. In Proceedings of the IEEE MSST, Denver, CO, USA, 23–27 May 2011; pp. 1–12. [Google Scholar]
- Chen, F.; Yang, M.; Chang, Y.; Kuo, T. PWL: A progressive wear leveling to minimize data migration overheads for NAND flash devices. In Proceedings of the DATE, Grenoble, France, 9–13 March 2015; pp. 1209–1212. [Google Scholar]
- Yoo, D.; Shin, I. Implementing greedy replacement scheme using multiple List for page mapping scheme. J. KIIT 2011, 17, 17–23. [Google Scholar]
- Ban, A. Flash File System. United States. US5404485A, 4 April 1995. [Google Scholar]
- Ban, A. Flash File System Optimized for Page-Mode Flash Technologies. United States. US5937425A, 10 August 1999. [Google Scholar]
- Kim, J.; Kim, J.M.; Noh, S.H.; Min, S.L.; Cho, Y. A space-efficient flash translation layer for compactflash systems. IEEE Trans. Consum. Electron. 2002, 2, 366–375. [Google Scholar] [CrossRef]
- Lee, S.W.; Park, D.J.; Chung, T.S.; Lee, D.H.; Park, S.; Song, H.J. A log buffer-based flash translation layer using fully-associative sector translation. ACM Trans. Embed. Comput. Syst. (TECS) 2007, 6, 18-es. [Google Scholar] [CrossRef]
- Shin, I.; Shin, Y.H. Active log pool for fully associative sector translation. IEICE Electron. Express 2014, 11, 20130942. [Google Scholar] [CrossRef]
- Hong, D.; Kim, M.; Cho, G.; Lee, D.; Kim, J. GuardedErase: Extending SSD lifetimes by protecting weak wordlines. In Proceedings of the USENIX FAST, Santa Clara, CA, USA, 22–24 February 2022; pp. 133–146. [Google Scholar]
- Kang, D.; Jeong, W.; Kim, C.; Kim, D.H.; Cho, Y.S.; Kang, K.T.; Ryu, J.; Kang, K.M.; Lee, S.; Kim, W.; et al. 256Gb 3b/Cell V-NAND flash memory with 48 stacked wl layers. In Proceedings of the IEEE ISSCC, San Francisco, CA, USA, 31 January–4 February 2016; pp. 130–132. [Google Scholar]
- Yamashita, R.; Magia, S.; Higuchi, T.; Yoneya, K.; Yamamura, T.; Mizukoshi, H.; Zaitsu, S.; Yamashita, M.; Toyama, S.; Kamae, N. 11.1 A 512Gb 3b/cell flash memory on 64-word-line-layer BiCS technology. In Proceedings of the IEEE ISSCC, San Francisco, CA, USA, 5–9 February 2017; pp. 196–197. [Google Scholar]
- Narayanan, D.; Donnelly, A.; Rowstron, A. Write off-loading: Practical power management for enterprise storage. ACM Trans. Storage 2008, 4, 1–23. [Google Scholar] [CrossRef]
Time Stamp | Host Name | Disk Number | Type | Offset | Size | Response Time |
---|---|---|---|---|---|---|
128166372002993000 | usr | 0 | Read | 10995532800 | 16384 | 30123 |
128166372010284000 | usr | 0 | Write | 3207667712 | 24576 | 82327 |
... | ... | ... | ... | ... | ... | ... |
Trace | Entire Logical Space | Read Logical Space (GB) | Written Logical Space (GB) | R/W Ratio (%) | Total Read/Written Bytes (GB) |
---|---|---|---|---|---|
CAM-01-SRV-lvm0(cam01) | 15.9 | 2.1 | 0.7 | 73/27 | 35.3/13.1 |
hm_0(hm0) | 13.9 | 2.0 | 1.7 | 33/67 | 10.0/20.5 |
prn_0(prn0) | 41.3 | 3.8 | 12.4 | 22/78 | 13.1/46.0 |
proj_0(proj0) | 16.2 | 3.2 | 1.8 | 6/94 | 9.0/144.3 |
CAMRESSTGA01-lvm0(stga) | 10.8 | 6.2 | 0.4 | 33/67 | 7.3/15.1 |
CAMRESWEBA03-lvm0(weba) | 33.9 | 7.7 | 0.7 | 60/40 | 17.4/11.7 |
Disclaimer/Publisher’s Note: The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of MDPI and/or the editor(s). MDPI and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content. |
© 2024 by the author. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (https://creativecommons.org/licenses/by/4.0/).
Share and Cite
Shin, I. Leveraging Static and Dynamic Wear Leveling to Prolong the Lifespan of Solid-State Drives. Appl. Sci. 2024, 14, 8186. https://doi.org/10.3390/app14188186
Shin I. Leveraging Static and Dynamic Wear Leveling to Prolong the Lifespan of Solid-State Drives. Applied Sciences. 2024; 14(18):8186. https://doi.org/10.3390/app14188186
Chicago/Turabian StyleShin, Ilhoon. 2024. "Leveraging Static and Dynamic Wear Leveling to Prolong the Lifespan of Solid-State Drives" Applied Sciences 14, no. 18: 8186. https://doi.org/10.3390/app14188186
APA StyleShin, I. (2024). Leveraging Static and Dynamic Wear Leveling to Prolong the Lifespan of Solid-State Drives. Applied Sciences, 14(18), 8186. https://doi.org/10.3390/app14188186