Next Article in Journal
Idleness-Aware Dynamic Power Mode Selection on the i.MX 7ULP IoT Edge Processor
Next Article in Special Issue
Surrogate Assisted Optimization for Low-Voltage Low-Power Circuit Design
Previous Article in Journal
Evidence of Limitations of the Transconductance-to-Drain-Current Method (gm/Id) for Transistor Sizing in 28 nm UTBB FD-SOI Transistors
 
 
Article

Article Versions Notes

J. Low Power Electron. Appl. 2020, 10(2), 18; https://doi.org/10.3390/jlpea10020018
Action Date Notes Link
article xml file uploaded 16 May 2020 05:46 CEST Original file -
article xml uploaded. 16 May 2020 05:46 CEST Update https://www.mdpi.com/2079-9268/10/2/18/xml
article pdf uploaded. 16 May 2020 05:46 CEST Version of Record https://www.mdpi.com/2079-9268/10/2/18/pdf
article html file updated 16 May 2020 05:48 CEST Original file -
article html file updated 21 July 2022 05:02 CEST Update https://www.mdpi.com/2079-9268/10/2/18/html
Back to TopTop