Next Article in Journal / Special Issue
Exploiting Read/Write Asymmetry to Achieve Opportunistic SRAM Voltage Switching in Dual-Supply Near-Threshold Processors
Previous Article in Journal
Energy Efficiency Due to a Common Global Timebase—Synchronizing FlexRay to 802.1AS Networks as a Foundation
Previous Article in Special Issue
Multi-Vdd Design for Content Addressable Memories (CAM): A Power-Delay Optimization Analysis
 
 
Article

Article Versions Notes

J. Low Power Electron. Appl. 2018, 8(3), 27; https://doi.org/10.3390/jlpea8030027
Action Date Notes Link
article xml file uploaded 17 August 2018 12:44 CEST Original file -
article xml uploaded. 17 August 2018 12:44 CEST Update https://www.mdpi.com/2079-9268/8/3/27/xml
article pdf uploaded. 17 August 2018 12:44 CEST Version of Record https://www.mdpi.com/2079-9268/8/3/27/pdf
article html file updated 17 August 2018 12:45 CEST Original file -
article html file updated 31 March 2019 09:02 CEST Update -
article html file updated 15 April 2019 11:13 CEST Update -
article html file updated 29 April 2019 15:51 CEST Update -
article html file updated 6 October 2019 18:24 CEST Update -
article html file updated 10 February 2020 06:18 CET Update https://www.mdpi.com/2079-9268/8/3/27/html
Back to TopTop