Next Article in Journal
Path-Sensitive Oracle Data Selection via Static Analysis
Next Article in Special Issue
Transformer-Based VCO for W-Band Automotive Radar Applications
Previous Article in Journal
Determination of Ocular Artifacts in the Clinical EEG Software by a Peripheral Device
Previous Article in Special Issue
Wideband Band-Pass Filter Design Using Coupled Line Cross-Shaped Resonator
 
 
Font Type:
Arial Georgia Verdana
Font Size:
Aa Aa Aa
Line Spacing:
Column Width:
Background:
Article

A Ku-Band Fractional-N Frequency Synthesizer with Adaptive Loop Bandwidth Control

1
School of Cyber Science and Engineering, Southeast University, Nanjing 210096, China
2
School of Information Science and Engineering, Southeast University, Nanjing 210096, China
3
S-TEK (Shanghai) High-Frequency Communication Technology Co., Ltd., Shanghai 201202, China
*
Author to whom correspondence should be addressed.
Electronics 2021, 10(2), 109; https://doi.org/10.3390/electronics10020109
Submission received: 10 December 2020 / Revised: 27 December 2020 / Accepted: 4 January 2021 / Published: 7 January 2021
(This article belongs to the Special Issue RF/Mm-Wave Circuits Design and Applications)

Abstract

This paper presents a Ku-band fractional-N frequency synthesizer with adaptive loop bandwidth control (ALBC) to speed up the lock settling process and meanwhile ensure better phase noise and spur performance. The theoretical analysis and circuits implementation are discussed in detail. Other key modules of the frequency synthesizer such as broadband voltage-controlled oscillator (VCO) with auto frequency calibration (AFC) and programable frequency divider/charge pump/loop filter are designed for integrity and flexible configuration. The proposed frequency synthesizer is fabricated in 0.13 μm CMOS technology occupying 1.14 × 1.18 mm2 area including ESD/IOs and pads, and the area of the ALBC is only 55 × 76 μm2. The out frequency can cover from 11.37 GHz to 14.8 GHz with a frequency tuning range (FTR) of 26.2%. The phase noise is −112.5 dBc/Hz @ 1 MHz and −122.4 dBc/Hz @ 3 MHz at 13 GHz carrier frequency. Thanks to the proposed ALBC, the lock-time can be shortened by about 30% from about 36 μs to 24 μs. The chip area and power consumption of the proposed ALBC technology are slight, but the beneficial effect is significant.
Keywords: fractional-N frequency synthesizer; phase-locked loop (PLL); adaptive loop bandwidth control (ALBC); VCO; auto frequency calibration (AFC); loop filter fractional-N frequency synthesizer; phase-locked loop (PLL); adaptive loop bandwidth control (ALBC); VCO; auto frequency calibration (AFC); loop filter

Share and Cite

MDPI and ACS Style

Zhang, Y.; Tang, X.; Wei, Z.; Bao, K.; Jiang, N. A Ku-Band Fractional-N Frequency Synthesizer with Adaptive Loop Bandwidth Control. Electronics 2021, 10, 109. https://doi.org/10.3390/electronics10020109

AMA Style

Zhang Y, Tang X, Wei Z, Bao K, Jiang N. A Ku-Band Fractional-N Frequency Synthesizer with Adaptive Loop Bandwidth Control. Electronics. 2021; 10(2):109. https://doi.org/10.3390/electronics10020109

Chicago/Turabian Style

Zhang, Youming, Xusheng Tang, Zhennan Wei, Kaiye Bao, and Nan Jiang. 2021. "A Ku-Band Fractional-N Frequency Synthesizer with Adaptive Loop Bandwidth Control" Electronics 10, no. 2: 109. https://doi.org/10.3390/electronics10020109

APA Style

Zhang, Y., Tang, X., Wei, Z., Bao, K., & Jiang, N. (2021). A Ku-Band Fractional-N Frequency Synthesizer with Adaptive Loop Bandwidth Control. Electronics, 10(2), 109. https://doi.org/10.3390/electronics10020109

Note that from the first issue of 2016, this journal uses article numbers instead of page numbers. See further details here.

Article Metrics

Back to TopTop