Next Article in Journal
Optimal Reduction in the Number of Test Vectors for Soft Processor Cores Implemented in FPGA
Next Article in Special Issue
Optimal Hybrid PV Array Topologies to Maximize the Power Output by Reducing the Effect of Non-Uniform Operating Conditions
Previous Article in Journal
Runtime Analysis of Area-Efficient Uniform RO-PUF for Uniqueness and Reliability Balancing
 
 
Article

Article Versions Notes

Electronics 2021, 10(20), 2506; https://doi.org/10.3390/electronics10202506
Action Date Notes Link
article pdf uploaded. 14 October 2021 16:23 CEST Version of Record https://www.mdpi.com/2079-9292/10/20/2506/pdf-vor
article xml file uploaded 19 October 2021 08:03 CEST Original file -
article xml uploaded. 19 October 2021 08:05 CEST Update -
article pdf uploaded. 19 October 2021 08:05 CEST Updated version of record https://www.mdpi.com/2079-9292/10/20/2506/pdf-vor
article html file updated 19 October 2021 08:07 CEST Original file -
article html file updated 19 October 2021 08:10 CEST Update -
article html file updated 19 October 2021 08:11 CEST Update -
article xml file uploaded 20 October 2021 17:20 CEST Update -
article xml uploaded. 20 October 2021 17:20 CEST Update https://www.mdpi.com/2079-9292/10/20/2506/xml
article pdf uploaded. 20 October 2021 17:20 CEST Updated version of record https://www.mdpi.com/2079-9292/10/20/2506/pdf
article html file updated 20 October 2021 17:21 CEST Update -
article html file updated 30 July 2022 10:59 CEST Update https://www.mdpi.com/2079-9292/10/20/2506/html
Back to TopTop