Next Article in Journal
Numerical Evaluation on Parametric Choices Influencing Segmentation Results in Radiology Images—A Multi-Dataset Study
Next Article in Special Issue
Comparison of Different Large Signal Measurement Setups for High Frequency Inductors
Previous Article in Journal
Temperature Control Concept for Parallel IGBT Operation
Previous Article in Special Issue
Analysis of Symmetric Dual Switch Converter under High Switching Frequency Conditions
 
 
Font Type:
Arial Georgia Verdana
Font Size:
Aa Aa Aa
Line Spacing:
Column Width:
Background:
Article

Three-Output Flyback Converter with Synchronous Rectification for Improving Cross-Regulation and Efficiency

Department of Electronic and Computer Engineering, National Taiwan University of Science and Technology, Taipei 10607, Taiwan
*
Author to whom correspondence should be addressed.
Electronics 2021, 10(4), 430; https://doi.org/10.3390/electronics10040430
Submission received: 31 December 2020 / Revised: 1 February 2021 / Accepted: 3 February 2021 / Published: 9 February 2021
(This article belongs to the Special Issue High-Frequency Power Converters)

Abstract

:
This paper proposes a single stage alternating current/direct current (AC/DC) flyback converter which contains three output windings with synchronous rectification (SR) function to achieve better cross-regulation and efficiency. Because the three output windings are stacked in a series structure and use synchronous rectification instead of diode rectification, the forward conduction loss of the diode can be eliminated, and the current of each winding can flow bilaterally. Therefore, the energy of leakage inductance can be dissipated through heavy load winding without transient overvoltage in light load winding. Compared with existing methods in the literature, the proposed converter can be realized by simple analog IC with fewer winding turns. Finally, under the extreme load imbalance condition, the cross-regulation is still within ±2.26%. The maximum efficiency of the proposed converter reaches 87%, which is about 3% higher than the conventional Schottky diode solution’s efficiency. The circuit structure and operation principle are described. A practical prototype and experiment results are implemented to verify the feasibility of the proposed converter.

1. Introduction

A flyback converter [1,2,3,4] is a common choice for low to medium power supply design. The advantage of a flyback converter includes galvanic isolation, wide output voltage range, its simple structure, less peripheral devices and its cost effectiveness, etc. The flyback converter has also been popularly used with multi-output [5] to supply multiple voltage levels at a single converter. In multi-output conditions, theoretically, the output voltage of the secondary windings only depends on the turns ratio and is not influenced by the individual load current. However, due to the cross-regulation effect, the multi-outputs voltage would interact with each other. When one output is in heavy load and the other outputs under light load or no load condition, the cross-regulation is particularly obvious.
The influential factors for the cross-regulation are:
(1)
Multi-outputs usually only feed back the output voltage of the main load to control the energy transfer from the primary side. If the current of outputs load changes, the remaining outputs may not be regulated to a specific specification. This is due to only one output voltage being regulated by the pulse width modulation (PWM) controller. It will not fully meet the requirement of the remaining output windings. That is the main factor causing the cross-regulation issue.
(2)
When the load current is different, the voltage drop is different and caused by load current flow through circuit internal resistance.
(3)
When the forward current flowing through the output rectifier diode is different, the forward voltage will also be different.
(4)
It is affected by the circuit design of the clamp voltage of resistor-capacitor-diode for the primary side.
(5)
In fact, the primary and secondary windings will not be perfectly coupled, and there is leakage inductance between the windings. The windings are under light load or no load condition, and the energy released by leakage inductance may cause the terminal voltage to be too high.
To improve cross-regulation, many solutions have been proposed in the literature. A typical three-output flyback converter is shown in Figure 1a. Only one output feeds the feedback to the controller to regulate the voltage. If all outputs are sensed for control, the cross-regulation can be mitigated by proper feedback weighting design as shown in Figure 1b.
Figure 2 shows the details for three outputs that are sensed to feedback control. Owing to i0 = i1 + i2 + i3 = W1xi0 + W2xi0 + W3xi0 = i0 (W1 + W2 + W3), therefore, W1 + W2 + W3 = 1. The feedback can be modulated by changing Wn (Wn is the Weight of the feedback from output n) to obtain the desired cross-regulation. However, how to determine the weight is a big problem.
Another common method in practice is adding a dummy load (pre-load) [6] in each output terminals. The dummy load absorbs the energy from leakage inductance and avoids over-voltage occur in loads. However, the dummy load is equivalent to power loss. As shown in Figure 3. An added post regulator (including low drop out regulator, magamp post regulator [7], direct current (DC)/DC converter, etc.) in the output winding, is an independent regulator and does not require control feedback from the primary side PWM controller. It can effectively improve the cross-regulation although there are lots of additional components.
The mathematical [8] and the analytic model [9] of flyback converters are proposed. By adding extra turns in the outer leg of the core and designing the lowering of clamp voltage to improve the cross-regulation. Designs include smaller leakage inductances and adopt proportional integral (PI) and fuzzy controllers [10], or design resistor capacitor diode (RCD) snubber [11] to absorb leakage energy. The dynamic model predictive voltage control [12] to achieve two output voltages is regulated individually. A time multiplexing switching with series buck converters scheme [13] is a two stage converter. The current source mode [14] to implement two outputs is controlled by current source mode (CSM) switches respectively. Reference [15] presents dual outputs connected in a series converter and each output voltage is regulated respectively then free cross-regulation. An asymmetrical half-bridge flyback converter [16] with a parallel–series-connected transformer is adopted to solve the cross-regulation issue. To mitigate the cross-regulation effect, [17] employs a coupled inductor for dual-output DC–DC converters. Reference [18] adopts 5 switches to achieve two outputs voltage which are regulated independently and not affected by the variation of load current. Vo1 presents the fly-buck [19] converter in buck mode, and Vo2 in flyback mode, then realizes lower cross-regulation. The primary side uses a half-bridge inverter, and the secondary side uses a flyback rectifier combined auxiliary buck converter to implement two outputs without cross-regulation problems [20]. This applies the method of primary-side average voltage regulation [21] to reduced voltage deviation of multiple outputs.
From the above works, we know that many analysis and improvement methods have been proposed for cross-regulation. This paper presents a three-output flyback converter with synchronous rectification for improving cross-regulation and efficiency. The proposed architecture can be extended for any number of outputs of the flyback converter.

2. Circuit Description and Operation Principle

The proposed three-output flyback converter with synchronous rectification for improving cross-regulation and efficiency is shown in Figure 4. It is a single stage alternating current (AC)/DC flyback converter. The primary winding is Np, its magnetizing inductance is Lm, and the main switch is Qp. The output winding is N1, N2, N3. The output capacitor is C1, C2, C3. The output load is R1, R2, R3, respectively. The output terminal of diode rectification is replaced with synchronous rectification (Q1, Q2, Q3) to reduce the forward conduction loss and improve efficiency. On the other hand, due to all output windings being stacked in series by synchronous rectification. The energy between all windings can be communicated. That means even if some windings are in light load or no load, its energy of leakage inductance has a path to release to other load windings. Therefore, it would not cause a high terminal voltage spike, thereby effectively improving the cross-regulation.
As shown in Figure 5, when the Qp is turned-on, the energy is stored in magnetizing inductance (Lm) of primary winding Np. The loads R1, R2, and R3 are supplied by VC1, VC2, and VC3, respectively.
As shown in Figure 6, the Qp is turned OFF when the positive voltage of auxiliary winding (Na) is higher than Vth_H and meets 600 uA, then the synchronous switches Q1, Q2, Q3 are turned ON. The windings of N1, N2, and N3 become a stacked series structure. The excitation energy that is stored on the primary side (Lm) will be transferred to the secondary side according to the ratio of winding turns. At this time, the secondary side winding is like connecting 5 V, 7 V, 12 V batteries in series, then the voltage of each winding will become about VN1 = 5 V, VN2 = 12 V (5 V + 7 V) and VN3 = 24 V (12 V + 12 V) respectively.
Due to IN1 = IN2 + I1, IN2 = IN3 + I2, this means IN1 is the total current of the secondary winding. When IN1 is approximated to zero, it means that the energy of secondary winding is fully released. In other words, when IN1 current flows through the resistor (RDS_Q1) and the voltage drop (VRDS_Q1) is lower than threshold voltage Vth_L (ex: 0.1 V). The synchronous switches Q1, Q2, and Q3 will be turned OFF.
If R1 is in heavy load, R2, R3 are in light load or no load, the energy of N2 and N3 are supplied to C2, C3, R2, and R3. The remaining energy can be released through the path of IN1 and depleted via R1 (the proposed converter does not need to be similar as the traditional three output windings converter. The ratio of turns between windings is 14:7:3. As long as the ratio of turns between each winding is 7:4:3 the number of turns of each winding can be effectively reduced. As shown in Figure 7, just like connecting 5 V, 7 V, 12 V batteries in series, and this voltage stacked diagram indicates that the energy of N2 = 7 V, N3 = 12 V will be released by N1 = 5 V). Therefore, it can prevent the voltage of VC2 and VC3 from becoming too high, causing a voltage cross-regulation issue.
On the other hand, it can also be understood that when the winding in a no load or light load condition, the winding loop impedance is high and equivalent to capacitive load. The induced current from the primary winding will fully charge the output capacitor quickly then reduce it to zero current. However, during the synchronous rectification turned ON period, the MOSFET (Q1, Q2, Q3) is bidirectional. The current can flow into or out of the winding, which means that the current flows out of winding to meet the load’s demand. After that, the current flows into the winding in the form of a negative current, and the remaining energy will be consumed by the heavy load winding. Therefore, the voltage at the no load or light load winding terminal will not be raised.
In the other extreme case, if R1 and R2 are in light load or no load, R3 is in heavy load, the energy of N1 and N2 are supply to C1, C2, R1 and R2. The remaining energy also can be released through the path of IN1 and depleted via R3 (or from the voltage stacked diagram Figure 7 shows that the energy of N1 = 5 V, N2 = 7 V will be released by N3 = 24 V). Therefore, to avoid the high terminal voltage a spike appears in VC1 and VC2.
Suppose the main control path in winding 1, the output voltage of winding 1 will be feedback to the controller for regulating the duty of main switch Qp ON or OFF. Owing to the design of three windings are stacked in series by synchronous rectification. The 24 V (winding 3) is formed by 12 V (winding 2) superimposed on 12 V, and 12 V (winding 2) is formed by 5 V (winding 1) superimposed on 7 V. Consequently, there is an energy exchange path between the three windings. That is when 5 V energy is released then 12 V, and 24 V energy can also be released. Similarly, when the energy of 24 V is released, the energy of 12 V and 5 V can also be exhausted. The energy between each winding can communicate with each other. No energy accumulation occurs and without nowhere to be released.

3. Design of the Proposed Converter

The design considerations for the key components of the proposed three-output flyback converter will be discussed in the following section:
Winding 2 is based on winding 1 to the stack a few turns. Winding 3 is also based on winding 2 to the stack a few turns. By stacking in a series structure as shown in Figure 8 and adopting synchronous rectification instead of diode rectification, the currents between the windings can flow with each other.
For selecting the turns ratio (n) between the primary and secondary side, the design should consider the secondary voltage to be reflected on the primary side, which will determine the primary to the secondary turns ratio of the transformer. If it is preferred to use a cheap and common 600 V MOSFET, then the turns ratio can be selected by:
V in _ max + n × V C 3 < 600   V
where Vin_max is the maximum input voltage from the primary side rectification and Vin_max can be calculated as:
V in _ max = 265   V ac × 2 = 375   V
From Vin_max is about 375 V and VC3 is about 24 V. If we decide to keep the safety margin below 20%, it gives n < 3.35. Then we can choose a turns ratio of n = 3.35, which will give a reflected voltage of about 80 V.
Knowing the turns ratio, then the peak primary current (IP_max) needed to supply the 68 W of rated output power (Pout_max) can now be calculated. We can calculate IP_max by:
I P _ max = 2 × P out _ max × V in _ min + n × V C 3 η × n × V in _ min × V C 3
where Vin_min is the minimum input voltage from the primary side rectification, the η is efficiency.
If Vin_min is 110 Vrms and η is 85%. Substitute the above values into the formula gives the maximum peak current of IP_max = 3.4 A. Then one can choose a value of 3.5 A to take into account various tolerances.
To calculate the primary magnetizing inductance (Lm), the switching frequency range needs to be decided for the controller to operate. There is one constraint: at low line and maximum power condition, the switching frequency should avoid the audible range (higher than 20 kHz) then the Lm is given as:
L m = 1 2 × f sw _ min × P out _ max × V in _ min + n × V C 3 η × n × V in _ min × V C 3 2
N p = L m × I p _ max × 10 8   A c × B max
where fsw_min is the minimum’s switching frequency, Np is the turn of the primary side winding. Ac and Bmax are the cross-sectional areas and maximum magnetic flux density of the core.
Let us choose fsw_min is 30 kHz for 68 W of output power at Vin_min, then the Lm = 375 uH. To take tolerances into account, we can choose Lm = 340 uH, and higher operation frequency will be limited by the PWM controller when power is below 68 W.
The number of turns for the secondary winding and SR MOSFET configuration must also be designed to achieve the necessary output voltages without adding separate regulator circuits for every output. In order to obtain the correct output voltage set points, non-integral turns might be used, so the number of turns of the secondary winding must be selected correctly. The 5 V, 12 V and 24 V outputs are all derived from a stacked winding configuration. Then the total turns (Ns) of secondary winding can be obtained by the following formula:
N s = N p × V C 3 × 1 D max   V in _ min × D max
where Dmax is the maximum duty cycle of Qp.
The maximum drain voltage of Qp under normal operation is:
V ds _ max = V in _ max _ × V C 3 × n × I P _ max L leak C lump
where Lleak is the total leakage inductance of the transformer, the Clump is the total capacitance of the transformer.
From Vin_max is about 375 V, and the reflected voltage is further increased by 120 V. Summing up these levels give a total steady-state drain voltage is 458 V. The last term in Equation (7) depicts the leakage inductance action which further stresses the Qp at the opening. If we select a 600 V device, it leaves more than 140 V for this leakage action. A clamping network will stop it rising.
The peak inverse voltage (PIV) of the secondary side is linked to the turns ratio and the regulated output voltage by:
PIV = N 1 N 2 N P × V in _ max + V C 3
If the Qp_Vds voltage on the primary side is reduced, the reverse voltage that the secondary side SR MOSFET (Q1, Q2, Q3) must sustain will increase. Taking these figures into account, the turns ratio can be adjusted according to the primary MOSFET BVdss (Qp) and the maximum Vds voltage of the secondary Q1, Q2, Q3. Then we can calculate the minimum turns ratio that can be achieved and maintain an acceptable safety margin. This is especially the case for the power supply that works in high current applications with low output voltages. Smaller conduction losses and lower Vds drop play the role of these components. Table 1 summarizes the key parameters of the proposed design.
The proposed architecture in this article can be extended to more output windings as shown in Figure 9. By replacing the diode with a synchronous switch in each output winding, the number of output windings can theoretically be expanded to infinite.

4. Experiment Results and Discussion

To verify the feasibility of the proposed three-output flyback converter which adopts synchronous rectification for better cross-regulation and efficiency. A prototype was developed and tested based on the design discussion in the previous sections.
Figure 10 shows the waveforms of the main switch (Qp) on the primary side and synchronous switch (Q3) and the current (Ids_Q3) on the secondary side. It indicates that the voltage stresses of the main switch and the synchronous switch are complementary. In the synchronous switch on period, the energy on the winding is released in the form of current.
For 24 V (R3), 12 V (R2) are in no load, 5 V (R1) is in heavy load condition. This is assuming the excitation energy of the primary side is completely transferred to the secondary side. In other words, the input energy of the primary side is equal to the output energy of the secondary side, which means Wp = 1/2LmIp2 + 1/2LιIι2 (the energy of magnetizing inductance + leakage inductance) = 1/2L1IN12 + 1/2L2IN22 + 1/2L3IN32 (the energy of winding 1 + 2 + 3). It would make the primary side excitation energy not only meet the energy demand of winding 1, but also the winding 2, 3 will consume the energy transferred from the primary side. Even if winding 2 and winding 3 are under no load conditions, winding 1 will be regulated to a specific voltage since it is a feedback winding. In fact, the loop impedance of winding 1 will cause a voltage drop due to a large current, which will make the voltage of winding 1 still slightly insufficient. Thus, it needs the feedback to the primary side to make the ON duty of Qp larger to satisfy the sufficient energy demand of winding 1 + 2 + 3.
Figure 11 shows the waveforms of the above cases. In the first period, the synchronous switches Q1, Q2, Q3 are turned ON, the current of IN3, IN2 flows out from the winding to supply capacitors (C3, C2) and loads (R3, R2). At the second period, because R3, R2 are in no load, the remaining energy of the current turns into a negative direction and flows into the winding, and then is consumed by the heavy load winding (R1). No matter in the first or second period, the output current (IN1) is positive and flows out the winding for charging capacitor (C1) and load (R1), and no negative current flows into the winding.
Another case for 5 V (R1), 12 V (R2) are in no load, 24 V (R3) is in heavy load condition. It can also be understood that the loop impedance of the N3 winding (24 V) presents low impedance, and most of the energy transferred from the primary side passes through the N3 winding (due to the large current flowing through the low impedance loop). The current flow through the loop impedance of N1 and N2 is relatively small. In traditional multi-output winding, the voltage spike is generated by the leakage inductance and will be accumulated over time, thereby resulting in over-voltage at the output terminal. However, in the proposed design, the peak voltage energy is generated by the leakage inductance not only being consumed by R1 and R2, due to the continuous conduction of Q1, Q2, Q3, but also the remaining energy can pass through each other and release the energy.
Figure 12 shows the waveforms of the above cases. When the synchronous switches Q1, Q 2, Q3 are turned ON. The current of IN1, IN3 flows out from the winding to supply capacitors and loads. After the demands of R1, C1, R2, C2 are satisfied, the current continues to be released to 24 V (R3) winding due to the stacked series structure. Only a small amount of energy of IN2 is released to R1 through the path of IN1.
The case for 5 V (R1), 24 V (R3) are in no load, 12 V (R2) is in heavy load condition, as shown in Figure 13. When the synchronous switches Q1, Q2, Q3 are turned ON first, the current of IN3 flows out from the winding to supply C3 and R3. In the second period, because R3 is in no load the remaining energy of current (IN3) becomes negative current and flows into the winding, and then is consumed by the heavy load winding (R2).
In addition, from the previous description, the excitation energy of the primary side (including leakage inductance energy) will not only meet the energy demand of winding 1. Even if winding 1 is in no load, the feedback to the primary side makes the primary side excitation energy does not store too much, but the secondary winding 2 depletes energy. Because winding 2 is in heavy load, the energy is exhausted quickly, although for winding 1 under no load, the energy transferred is still insufficient. Therefore, it will be fed back to the primary side to increase the ON duty of Qp to deliver enough energy for satisfying the winding 1 + 2 + 3.
When all windings are rated to load condition, and the load current of one winding is suddenly turned OFF. The waveforms of voltage and current are shown in Figure 14a–c. It can be seen that even if the load current changes drastically, the voltage of all winding is not greatly affected.
Table 2 and Table 3 summarize the steady state of each output voltage after the load current changes. The H means the winding under heavy load, and the L means the winding under no load. The regulation is from (MIN − TYP)/TYP × 100% and (MAX − TYP)/TYP × 100%; where MIN means minimum, MAX means maximum, and TYP means typical. It shows that the proposed design has good cross-regulation, even if the load current changes, the output voltage remains within a certain range.
Table 4 and Table 5 shows the voltage, current, power, efficiency data of the proposed converter in the full load range condition. The efficiency remains at a good level within the full load range.
Figure 15 shows the efficiency of the proposed three-output flyback converter from 10% to 100% load. Owing to the transformer contains air gap, the flyback converter’s typical efficiency is about 85%. The efficiency of the proposed converter is around 80~87%. The efficiency achieves the typical level. Furthermore, we built a typical flyback converter with the same specification, which is 5 V/4 A, 12 V/2 A, 24 V/1 A, and its output adopts the Schottky diode instead of synchronous rectification. From Figure 15, the efficiency of the Schottky diode solution is much lower. But the proposed converter in full load range, the efficiency is maintained above a certain level. The efficiency values at 110 Vac increase first and then drop above 75% because the proposed converter is a single stage AC/DC flyback converter without PFC (power factor correction) stage. It operates in quasi-resonant mode, which means the frequency will change according to the load variation. When in heavy load at 110 Vac input, the switching frequency will decrease due to a long turn-on time, and the conduction loss becomes larger, so the efficiency is reduced. However, due to 220 Vac is a higher voltage. The frequency does not change much under heavy load, so the efficiency will not decrease.
Summarizing the advantages of the proposed converter, compared with reference [6], the proposed converter does not require pre-load, so there is no additional loss. Reference [7] needs a magamp post regulator. Reference [8] needs extra turns wound around the outer leg of the core. Reference [9] needs to design a clamp circuit. Reference [10] needs to design small leakage inductance and PI controller. For reference [11] it is necessary to develop an RCD snubber to absorb the energy of leakage inductance. References [12,13,14,15,17,18,19] require an expensive controller to implement. References [16,21] require a transformer for each output. Reference [20] requires two stages PFC + DC/DC. Most articles only use a DC/DC converter to discuss the cross-regulation issue of multiple outputs. However, they need to add an additional AC/DC stage for practical application. The proposed converter is a single stage AC/DC converter, and as can be seen from Table 2 and Table 3 it shows the cross-regulation can be effectively improved.

5. Conclusions

This paper presents a three-output flyback converter with a series stack winding structure and adopts synchronous rectification instead of diode rectification. The main advantage of the proposed solution from the winding turns is less winding than the traditional three-output flyback converter, and the energy of each winding can circulate in both directions. The limitation is that when driving more output windings, the synchronous switch’s driver design will be a challenge due to driver capability issues. The circuit description and operation principle of the converter are explained in detail. An experimental prototype with a rated output power of 68 W was established, and the measurement results were provided for verifying the improvement of cross-regulation and efficiency. In the worst case, only a single winding is under heavy load and other windings are under light load or no load condition. The output voltage of each winding is not affected seriously. The terminal voltage remains within a reasonable range. The proposed three-output flyback converter shows good cross-regulation regardless of no load to full load conditions.

Author Contributions

Conceptualization and methodology, C.-M.L.; validation, formal analysis, investigation, C.-M.L.; writing—original draft preparation and writing—review and editing, C.-M.L.; visualization, supervision and project administration, H.-J.C.; funding acquisition, H.-J.C. All authors have read and agreed to the published version of the manuscript.

Funding

This research was funded by MOST (MOST 109-3111-8-011 -001 -) and Delta-NTUST Joint Research Center.

Acknowledgments

This work was partially supported by the Ministry of Science and Technology (MOST) in Taiwan. Thanks the funding provided by MOST (MOST 109-3111-8-011 -001 -) and Delta-NTUST Joint Research Center.

Conflicts of Interest

The authors declare no conflict of interest.

References

  1. Yang, C.; Xie, F.; Chen, Y.; Xiao, W.; Zhang, B. Modeling and Analysis of the Fractional-Order Flyback Converter in Continuous Conduction Mode by Caputo Fractional Calculus. Electronics 2020, 9, 1544. [Google Scholar] [CrossRef]
  2. Wi, S.; Kim, M. Precise control strategy of dual-mode flyback DC/DC converter. IET Power Electron. 2019, 12, 220–227. [Google Scholar] [CrossRef]
  3. Shi, F.; Song, D. A Novel High-Efficiency Double-Input Bidirectional DC/DC Converter for Battery Cell-Voltage Equalizer with Flyback Transformer. Electronics 2019, 8, 1426. [Google Scholar] [CrossRef] [Green Version]
  4. Dimitrov, B.; Krishna, M.; Cruden, A.; Sharkh, S.M.; El Khateb, A.H. Analysis, Design, and Experimental Validation of a Primary Side Current-Sensing Flyback Converter for Use in a Battery Management System. Electronics 2018, 7, 43. [Google Scholar] [CrossRef] [Green Version]
  5. Tsai, C.-T.; Su, J.-C. A Soft-Switching SEPIC with Multi-Output Sources. Electronics 2017, 6, 35. [Google Scholar] [CrossRef] [Green Version]
  6. Zhang, L.; Ma, X.; Ye, Y. Research on cross-regulation characteristic of Flyback power converter with multiple-output port and its controlling technique. In Proceedings of the IEEE 11th Conference on Industrial Electronics and Applications, Hefei, China, 5–7 June 2016; pp. 2241–2246. [Google Scholar]
  7. Hang, L.; Gu, Y.; Lu, Z.; Qian, Z.; Xu, D. Magamp post regulation for LLC series resonant converter with multi-output. In Proceedings of the 31st Annual Conference of IEEE Industrial Electronics Society, Raleigh, NC, USA, 6–10 November 2005; pp. 628–632. [Google Scholar]
  8. Hu, Y.-Q.; Zhang, J.; Chen, W.; Wen, C.-C. Mathematical modeling of cross-regulation problem in Flyback Converters. In Proceedings of the IEEE 32nd Annual Power Electronics Specialists Conference, Vancouver, BC, Canada, 17–21 June 2001; pp. 2072–2077. [Google Scholar]
  9. Ji, C.; Smith, M.; Smedley, K.; King, K. Cross regulation in flyback converters: Analytic model and solution. IEEE Trans. Power Electron. 2001, 16, 231–239. [Google Scholar]
  10. Anitha, T.; Arulselvi, S. Study of Cross-regulation and Intelligent Control of a Flyback quasi resonant converter. In Proceedings of the 4th IEEE Conference on Industrial Electronics and Applications, Xi’an, China, 25–27 May 2009; pp. 2014–2019. [Google Scholar]
  11. Halder, T. An elimination technique of cross regulations in the Flyback Converters. In Proceedings of the IEEE 6th India International Conference on Power Electronics, Kurukshetra, India, 8–10 December 2014. [Google Scholar]
  12. Wang, B.; Xian, L.; Tseng, K.J. Dynamic model predictive voltage control for single-input dual-output Flyback Converter. In Proceedings of the IEEE 11th Conference on Industrial Electronics and Applications, Hefei, China, 5–7 June 2016; pp. 1212–1217. [Google Scholar]
  13. Tahan, M.; Bamgboje, D.; Hu, T. Flyback-based multiple output dc-dc converter with independent voltage regulation. In Proceedings of the 9th IEEE International Symposium on Power Electronics for Distributed Generation Systems, Charlotte, NC, USA, 25–28 June 2018. [Google Scholar]
  14. Dong, Z.; Tse, C.K.; Hui, S.-Y.R. Current-Source-Mode Single-Inductor Multiple-Output LED Driver With Single Closed-Loop Control Achieving Independent Dimming Function. IEEE J. Emerg. Sel. Top. Power Electron. 2018, 6, 1198–1209. [Google Scholar] [CrossRef]
  15. Zhao, Q.; Liu, W.; Wang, D.; Li, K.; Wang, Y. Hybrid full-bridge converter with wide output voltage for high-power applications. IET Power Electron. 2020, 13, 592–601. [Google Scholar] [CrossRef]
  16. Kim, H.-S.; Jung, J.-H.; Baek, J.-W. Analysis and Design of a Multi-output Converter using Asymmetrical PWM Half-bridge Flyback Converter Employing a Parallel-series Transformer. IEEE Trans. Ind. Electron. 2013, 60, 3115–3125. [Google Scholar] [CrossRef]
  17. Chen, G.; Chen, L.; Deng, Y.; He, X.; Wang, Y.; Zhang, J. Single coupled-inductor dual output soft-switching DC–DC converters with improved cross-regulation and reduced components. IET Power Electron. 2017, 10, 1665–1678. [Google Scholar] [CrossRef] [Green Version]
  18. Dhananjaya, M.; Pattnaik, S. Design and implementation of a SIMO DC–DC converter. IET Power Electron. 2019, 12, 1868–1879. [Google Scholar] [CrossRef]
  19. Wang, W.; Lu, D.; Chai, Q.; Lin, Q.; Cai, F. Analysis of fly-buck converter with emphasis on its cross-regulation. IET Power Electron. 2017, 10, 292–301. [Google Scholar] [CrossRef]
  20. Kim, J.K.; Lee, J.B.; Moon, G.W. Zero-voltage switching multioutput Flyback Converter with integrated auxiliary buck converter. IEEE Trans. Power Electron. 2014, 29, 3001–3010. [Google Scholar] [CrossRef]
  21. Kolincio, M.; Chrzan, P.J.; Musznicki, P. Multitransformer Primary-Side Regulated Flyback Converter for Supplying Isolated IGBT and MOSFET Drivers. IEEE Trans. Ind. Electron. 2020, 67, 1005–1012. [Google Scholar] [CrossRef]
Figure 1. (a) Typical three-output flyback converter; (b) all outputs are sensed for feedback control.
Figure 1. (a) Typical three-output flyback converter; (b) all outputs are sensed for feedback control.
Electronics 10 00430 g001
Figure 2. Details for three outputs are sensed to feedback control.
Figure 2. Details for three outputs are sensed to feedback control.
Electronics 10 00430 g002
Figure 3. Post regulator method.
Figure 3. Post regulator method.
Electronics 10 00430 g003
Figure 4. Proposed three-output flyback converter.
Figure 4. Proposed three-output flyback converter.
Electronics 10 00430 g004
Figure 5. Flyback converter when Qp turned-on.
Figure 5. Flyback converter when Qp turned-on.
Electronics 10 00430 g005
Figure 6. Flyback converter when Qp turned OFF.
Figure 6. Flyback converter when Qp turned OFF.
Electronics 10 00430 g006
Figure 7. Voltage stacked diagram.
Figure 7. Voltage stacked diagram.
Electronics 10 00430 g007
Figure 8. Structure of proposed flyback converter.
Figure 8. Structure of proposed flyback converter.
Electronics 10 00430 g008
Figure 9. Extend to multi-outputs flyback converter.
Figure 9. Extend to multi-outputs flyback converter.
Electronics 10 00430 g009
Figure 10. The waveforms of the main switch and SR Q3.
Figure 10. The waveforms of the main switch and SR Q3.
Electronics 10 00430 g010
Figure 11. The current waveforms for 24 V, 12 V in no load and 5 V in heavy load.
Figure 11. The current waveforms for 24 V, 12 V in no load and 5 V in heavy load.
Electronics 10 00430 g011
Figure 12. The current waveforms for 5 V, 12 V in no load and 24 V in heavy load.
Figure 12. The current waveforms for 5 V, 12 V in no load and 24 V in heavy load.
Electronics 10 00430 g012
Figure 13. The current waveforms for 5 V, 24 V in no load and 12 V in heavy load.
Figure 13. The current waveforms for 5 V, 24 V in no load and 12 V in heavy load.
Electronics 10 00430 g013
Figure 14. The output voltage keeps stable within 2.26% when the load changes. (a) The current and voltage waveforms between outputs, under full load condi-tion when the 5 V/4 A drops to 5 V/0 A, the outputs voltage variation of 24 V and 12 V are about 1.6% and 1.9% respectively; (b) The current and voltage waveform between outputs, under full load condi-tions, when 12 V/2 A changes to 12 V/0 A, the outputs voltage variation of 24 V and 12 V are about 1.2% and 2.2% respectively; (c) The current and voltage waveforms between outputs, under full load condi-tions, when 24 V/1 A changes to 24 V/0 A, the outputs voltage variation of 24 V and 12 V are about 2% and 0.2% respectively.
Figure 14. The output voltage keeps stable within 2.26% when the load changes. (a) The current and voltage waveforms between outputs, under full load condi-tion when the 5 V/4 A drops to 5 V/0 A, the outputs voltage variation of 24 V and 12 V are about 1.6% and 1.9% respectively; (b) The current and voltage waveform between outputs, under full load condi-tions, when 12 V/2 A changes to 12 V/0 A, the outputs voltage variation of 24 V and 12 V are about 1.2% and 2.2% respectively; (c) The current and voltage waveforms between outputs, under full load condi-tions, when 24 V/1 A changes to 24 V/0 A, the outputs voltage variation of 24 V and 12 V are about 2% and 0.2% respectively.
Electronics 10 00430 g014aElectronics 10 00430 g014b
Figure 15. The curves of efficiency.
Figure 15. The curves of efficiency.
Electronics 10 00430 g015
Table 1. Key parameters of the proposed design.
Table 1. Key parameters of the proposed design.
ParametersValue
Rated output power68 W
AC input voltage110~220 Vrms
DC output voltage5 V/4 A, 12 V/2 A, 24 V/1 A
Np, N1, N2, N347, 3, 4, 7 turn
Q1, Q2P0306BT (60 V, 3.4 mΩ)
Q3PG7A10BT (100 V, 7.5 mΩ)
QpP1570VTF
C12200 uF/10 V
C21500 uF/16 V
C3680 uF/35 V
Table 2. Output voltage under various load conditions 1.
Table 2. Output voltage under various load conditions 1.
Input 110 Vrms
24 V/1 A12 V/2 A5 V/4 A
HHH24.32211.8985.023
HHL23.94411.6795.042
HLH24.31012.0035.023
LHH24.43311.8865.023
HLL23.71311.8285.042
LHL24.14911.5785.042
LLH24.49812.0145.018
LLL24.24511.8835.033
MIN.23.71311.5785.018
TYP.24.20111.8465.031
MAX.24.49812.0145.042
Regulation−2.02%−2.26%−0.25%
1.22%1.42%0.23%
Table 3. Output voltage under various load conditions 2.
Table 3. Output voltage under various load conditions 2.
Input 220 Vrms
24 V/1 A12 V/2 A5 V/4 A
HHH24.24011.8775.0259
HHL24.12411.7035.0383
HLH24.31912.0105.0216
LHH24.37611.8705.0360
HLL23.71211.8335.0422
LHL24.14211.5815.0426
LLH24.49512.0195.0185
LLL24.23611.8925.0329
MIN.23.71211.5815.0185
TYP.24.20511.8485.0322
MAX.24.49512.0195.0426
Regulation−2.04%−2.25%−0.27%
1.20%1.44%0.21%
Table 4. Input 110 Vrms Load change.
Table 4. Input 110 Vrms Load change.
5 V12 V24 VTotal Power
Load (%)Load (A)Voltage (V)Pout (W)Load (A)Voltage (V)Pout (W)Load (A)Voltage (V)Pout (W)Load (A)Voltage (V)Efficiency (%)
10%0.45.032.010.211.882.370.124.242.426.818.3681.48
25%15.035.030.511.885.940.2524.246.0617.0320.2584.10
50%25.0310.06111.8811.880.524.2612.1334.0739.5686.12
75%35.0315.081.511.8717.810.7524.2518.1951.0959.1286.43
100%45.0220.10211.8923.78124.3024.3068.1980.5684.65
Table 5. Input 220 Vrms load change.
Table 5. Input 220 Vrms load change.
5 V12 V24 VTotal Power
Load (%)Load (A)Voltage (V)Pout (W)Load (A)Voltage (V)Pout (W)Load (A)Voltage (V)Pout (W)Load (A)Voltage (V)Efficiency (%)
10%0.45.032.010.211.882.370.124.252.426.818.51280.06
25%15.035.030.511.885.940.2524.246.0617.0320.4183.46
50%25.0210.05111.9011.900.524.3212.1634.1240.1584.99
75%35.0215.081.511.8817.820.7524.2518.1951.1159.4485.98
100%45.0220.11211.8823.77124.2424.2468.1278.1087.23
Publisher’s Note: MDPI stays neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Share and Cite

MDPI and ACS Style

Leng, C.-M.; Chiu, H.-J. Three-Output Flyback Converter with Synchronous Rectification for Improving Cross-Regulation and Efficiency. Electronics 2021, 10, 430. https://doi.org/10.3390/electronics10040430

AMA Style

Leng C-M, Chiu H-J. Three-Output Flyback Converter with Synchronous Rectification for Improving Cross-Regulation and Efficiency. Electronics. 2021; 10(4):430. https://doi.org/10.3390/electronics10040430

Chicago/Turabian Style

Leng, Chung-Ming, and Huang-Jen Chiu. 2021. "Three-Output Flyback Converter with Synchronous Rectification for Improving Cross-Regulation and Efficiency" Electronics 10, no. 4: 430. https://doi.org/10.3390/electronics10040430

APA Style

Leng, C. -M., & Chiu, H. -J. (2021). Three-Output Flyback Converter with Synchronous Rectification for Improving Cross-Regulation and Efficiency. Electronics, 10(4), 430. https://doi.org/10.3390/electronics10040430

Note that from the first issue of 2016, this journal uses article numbers instead of page numbers. See further details here.

Article Metrics

Back to TopTop