1. Introduction
The capacitive digital-to-analog converter (C-DAC) is a popular type of DAC, which produces output voltage through charge redistribution between capacitors. C-DACs are especially widely used as auxiliary DACs in analog-to-digital converters (ADCs) such as delta-sigma ADCs, SAR ADCs, or pipelined ADCs, which require DACs to produce feedback signal which should be compared with the input signal [
1,
2,
3,
4,
5,
6,
7,
8,
9,
10,
11,
12,
13,
14]. An important characteristic of a C-DAC is the dynamic power consumption associated with the switching of the C-DAC. The switching energy of a C-DAC is dependent on the particular procedure in which capacitors are charged and discharged to produce the desired output requested by the digital code.
The power consumption is especially important for C-DACs employed in SAR ADCs, which require relatively high-resolution C-DACs. Furthermore, the bit-by-bit sequential nature of the switching makes the power efficiency sensitive to the details of the switching procedure. Therefore, there has been extensive research about low-power switching schemes for C-DACs used in SAR ADCs. In the conventional C-DAC reported in [
1], high power consumption occurs when a trial capacitor switching is reversed and a new trial switching is carried out with the next capacitor. The split-capacitor array scheme of [
2] uses two sub-arrays of capacitors, of which one sub-array is dedicated to raise the output voltage, while the other is used to lower the output voltage. It improves the power efficiency, because it does not need the switching reversal to occur in the conventional C-DAC. When the split-capacitor array scheme is used with a C-DAC with differential output, the common-mode output level can be constant, which is an advantage in many applications [
3]. In the monotonic switching scheme of [
4], two single-ended outputs of the differential output of the C-DAC monotonically go down, eliminating the need for switching reversal. It can achieve a very good power efficiency; however, the variation of the common-mode output can be a disadvantage. In the
VCM-based scheme of [
5], three voltage levels—
Vref,
VCM, and 0—are used to minimize the switching energy. However, the accuracy of
VCM level limits the linearity of the C-DAC.
In many C-DACs, the digital input bits to the C-DAC can be applied simultaneously [
5,
6]. This can improve the power efficiency of the C-DAC, which obviates the need for a complex switching scheme. In those applications, one of the most simple and versatile C-DAC schemes is the split-array C-DAC. With the split-array C-DAC, two switching schemes are used concurrently. They are “two-level switching” and “three-level switching” schemes. In the more conventional two-level switching, every capacitor pair—one from each sub-array—is either up- or down-switched. In the three-level switching, capacitors in one of the sub-arrays are not switched at all, while selected capacitors in the other sub-array are switched.
For a multi-bit C-DAC, another concern is the nonlinear error resulting from mismatches between the capacitors forming the capacitor arrays. When an array of identical elements is used in a DAC, and all the digital input bits are available simultaneously, an effective way to reduce the mismatch error is to use the element rotation technique which is also known as data-weighted averaging (DWA) [
15,
16]. By shuffling the capacitor array in a systematic way, it shapes the mismatch error in such a way that its low spectral component is suppressed. Therefore, when the element rotation is applied with the oversampling technique, the in-band (i.e., low-frequency) mismatch error is reduced and we can improve the signal-to-distortion ratio (SDR).
In this work, we investigate the power consumption and mismatch error of the split-capacitor C-DAC, where the digital input bits are available simultaneously. We show that for a low-power operation of the C-DAC, a switching scheme called “three-level switching” should be used. We also show that in a C-DAC using the three-level switching scheme, simple application of the element rotation to each array can produce harmonic distortion components in the in-band. Then, we propose to combine the element rotation with the switching of two sub-arrays after each conversion and show that the proposed scheme can move the in-band harmonic distortion components to a high-frequency region where they do not degrade the SDR.
The remainder of this work is organized as follows. In
Section 2.1, we start by explaining the operation of a simple C-DAC. In
Section 2.2, we discuss the capacitor mismatch error and the element rotation to shape it. In
Section 2.3, the split-array C-DAC is described including its power consumption and its mismatch error. In
Section 3, we present the proposed switching scheme and its benefits. In
Section 4, we discuss the results and, in
Section 5, we conclude.
3. Proposed Switching Scheme
In
Section 2, we found that three-level switching of C-DACs of
Figure 4 has the advantage of low power consumption while it suffers from nonlinear distortion from the mismatch between the sub-arrays which cannot be suppressed by conventional element rotation. In this work, we propose a switching scheme which is mainly based on the three-level switching but switches the role of the positive and negative sub-arrays in each operation of the DAC.
Figure 7 shows the schematic diagram of a C-DAC employing the proposed switching scheme.
bn,k and
bp,k are the thermometer coded input. “E-R” represents element rotation.
CKoe indicates whether the current conversion is an odd- or even-numbered one.
CKoe can be simply produced by dividing the master operation clock by 2. When
CKoe = 0 (i.e., even-numbered conversion),
bn,k and
bp,k are connected to
b′n,k and
b’p,k, respectively. When
CKoe = 1 (i.e., odd-numbered conversion),
bn,k is connected to
b′p,k and
bp,k is connected to
b′n,k. The inverters in the “cross-paths” are used to change the role of “down capacitors” and “up capacitors”. Four element rotation processors are used: the positive and negative sub-arrays have two processors each to process the element rotation for direct and cross-connections separately.
Figure 8 shows the spectrum of the error signal obtained from behavioral simulations of the split-array C-DAC using the proposed switching scheme. The same capacitor mismatch distribution as that for
Figure 6 was used in the simulations. In
Figure 8, we observe that the harmonics of the output signal frequency of
fsig resulting from the mismatch between positive and negative sub-arrays have been moved from
to
, where
m is an integer. The shift of the harmonic distortion frequency is from the mixing of the switching frequency between the sub-arrays (
) with the input signal. If we assume there is no mismatch within each sub-array and focus on the mismatch between two sub-arrays,
δ, the DAC output sequence can be represented as
where (−1)
k represents the switching between the sub-arrays. In Equation (12), the second term in the parenthesis represents the error signal. Let us suppose a sinusoidal input of
, where
fsig and
fs are the sampling frequency of the DAC and the signal frequency, respectively, is applied. Then, the error signal can be represented as
where the summation represents the Fourier expansion of sign[
Vin(
k)]. Now, it can be easily shown that
Verr(
k) contains frequency components at
.
As the harmonics are present near the Nyquist frequency, they can be removed by low-pass filtering easily with other out-of-band mismatch error signals. In
Figure 8, we also observe that the mismatch error-shaping function is different from that in
Figure 3b or
Figure 6. As the positive and the negative sub-arrays change the role after each operation, there are two clock delays before a sub-array is used for the same role, and as a result, the MTF is changed from
to
, which is shown in
Figure 8 as a red curve. A disadvantage of the new transfer function is the increase in the mismatch error at low frequencies. The MTF at low frequencies can be approximated by
where
ω is the normalized angular frequency. Therefore, the in-band mismatch error power is expected to increase by factor of 4 (6 dB) compared to that from simple element rotation without exchanging the role of positive and negative arrays.
Figure 9 compares the in-band mismatch error power from various switching schemes. MATLAB behavioral simulations were repeated while varying the input frequency. When no mismatch error shaping is applied, the total in-band distortion is very high (>−67 dB). When the simple element rotation is applied to each sub-array independently, the two-level switching produces very low distortion error, which is around −90 dB at low signal frequencies. When the three-level switching is used with the simple element rotation, it suffers from mismatch between the positive and negative sub-arrays and produces large distortion of about −70 dB. Finally, we observe that the distortion from the three-level switching is drastically suppressed by using the scheme proposed in this work, where the role of the positive and negative sub-arrays is switched per cycle. We can also observe that the in-band distortion from the proposed scheme is still larger by about 3 dB than those from the two-level switching with element rotation, which is actually smaller than predicted from the change in the mismatch transfer function described above.
4. Discussion
From the results of
Section 3, we conclude that in order to obtain a high SDR, both the three-level switching scheme and the two-level switching scheme require the element rotation. When a three-level switching is used, additional switching of positive and negative sub-arrays in successive operations is needed to move the harmonic distortion resulting from the mismatch between the sub-arrays from base band to frequencies around the Nyquist frequency. When the proposed scheme is combined with oversampling, the high frequency error component can be removed by low-pass filtering.
As already observed in
Section 3 in relation to
Figure 9, the total in-band distortion from the proposed scheme is still larger than that from the two-level switching with simple element rotation by about 3 dB. The distortion power from the mismatch is proportional to the relative variance of the unit capacitance (
), which, in turn, is inversely proportional to the unit capacitance. Therefore, for the proposed scheme to produce the same in-band distortion power as the two-level switching with element rotation, the unit capacitance used by the proposed three-level switching should be two times larger than that used by two-level switching, which implies two times larger switching power consumption. In
Figure 5, we observed that, with identical unit capacitance, the three-level switching consumes eight times less power than two-level switching. Now, with three-level switching requiring two times more unit capacitance, it is predicted that the C-DAC switching power saving factor of the proposed scheme will be reduced from eight to four.
The proposed scheme requires more complex digital control logic, which leads to an increase in the power consumption and chip area. The two-level switching scheme requires a single element rotation processor, whereas the proposed three-level switching requires four element rotation processors as shown in
Figure 7. (We also need additional switches and multiplexers, however, the power consumption increase from these should be insignificant compared to that from the additional element rotation processor.) A common element rotation processor consists of a digital log
2N-bit accumulator and an
N-input, log
2N-stage shifter. Therefore, the power consumption and area overhead from the additional logic reduce the benefit of using the proposed three-level switching. However, as the CMOS technology scales down, it is expected that the overhead from the additional logic will continue to shrink.
The proposed scheme can be applied to C-DACs with differential output as shown in
Figure 10. In this structure, the
Cpp,k sub-array switches with the
Cpn,k sub-array, and
Cnp,k switches with
Cnn,k to push the mismatch errors between the sub-arrays to the high-frequency area. It is noted that the differential C-DAC of
Figure 10 uses the same control signal as the single-ended output C-DAC of
Figure 7. Therefore, the digital logic power does not increase from that of the single-ended one, while the capacitor switching power saving from using the proposed scheme is increased by a factor of two. Therefore, the benefit of the proposed switching scheme should be larger when applied to a differential output C-DAC.
5. Conclusions
In this work, we analyzed the power consumption and the linearity performance of split-array C-DACs. The power consumption of a split-array C-DAC can be reduced by using a three-level switching scheme, where only a part of positive or negative sub-array is switched while the other sub-array does not experience switching. However, the C-DACs using three-level switching can suffer from larger nonlinear distortion resulting from mismatches between capacitors in the array than those using conventional two-level switching. When two-level switching is used, the mismatch error can be effectively shaped out of the signal band to a high-frequency range by using element rotation. However, when three-level switching is used, the mismatch between positive and negative sub-arrays cannot be taken care of by using simple element rotation, which is applied separately to the positive and negative sub-arrays. In this work, we proposed a three-level switching, in which element rotation is combined with the switching of two sub-arrays. In the proposed scheme, the nonlinear distortion from mismatches within sub-arrays is shaped out of the signal band while that from mismatch between the sub-arrays is shifted to a high-frequency area around one half of the sampling frequency. Therefore, by using the proposed scheme, we can exploit the power efficiency of a three-level switching while minimizing the added nonlinear distortion from element mismatch.