Next Article in Journal
Toward Energy Efficient Battery State of Charge Estimation on Embedded Platforms
Previous Article in Journal
Edge Artificial Intelligence for Electrical Anomaly Detection Based on Process-In-Memory Chip
 
 
Font Type:
Arial Georgia Verdana
Font Size:
Aa Aa Aa
Line Spacing:
Column Width:
Background:
Article

Hardware Implementation of a 2D Chaotic Map-Based Audio Encryption System Using S-Box

1
Nanoelectronics Integrated Systems Center (NISC), Nile University, Giza 12588, Egypt
2
Engineering Mathematics and Physics Department, Faculty of Engineering, Cairo University, Giza 12613, Egypt
*
Author to whom correspondence should be addressed.
Electronics 2024, 13(21), 4254; https://doi.org/10.3390/electronics13214254
Submission received: 4 September 2024 / Revised: 18 October 2024 / Accepted: 21 October 2024 / Published: 30 October 2024
(This article belongs to the Section Circuit and Signal Processing)

Abstract

:
This paper presents a hardware-based audio encryption system using a 2D chaotic map and dynamic S-box design implemented on an Artix-7 FPGA platform. Three distinct chaotic maps—logistic–fraction (2D-LF), logistic–sine (2D-LS), and fraction–sine (2D-FS)—were investigated and implemented on an FPGA. The 2D-LF map was employed in the encryption system for its throughput and power efficiency performance. The proposed encryption system benefits from the randomness of chaotic sequences for block permutation and S-box substitution to enhance the diffusion and confusion properties of the encrypted speech signal. The system’s encryption strength is validated through performance evaluations, using the mean squared error (MSE), signal-to-noise ratio (SNR), correlation coefficients, and NIST randomness tests, which confirm the unpredictability of the encrypted speech signal. The hardware implementation results show a throughput of 2880 Mbps and power consumption of 0.13 W.

1. Introduction

The field of secure communication experienced significant improvements with the advances of chaotic maps [1,2,3]. Chaotic maps show complex, unpredictable behavior, which makes them suitable for encryption algorithms [4,5,6]. Their sensitivity to initial conditions [4,7] provided a foundation for generating pseudorandom sequences that enhance the security of transmitted information [8,9]. Chaotic maps have been effectively used in hardware-based implementations [10,11] and offer speed and power efficiency advantages. Field-Programmable Gate Arrays (FPGAs) are well suited for this purpose due to their reconfigurable architectures and parallel processing capabilities [12].
A reconfigurable FPGA implementation of three fractional-order chaotic systems was proposed in [13], based on the Grünwald–Letnikov approximation. A memristive chaotic system with transcendental nonlinearities was implemented in [14], employing a reconfigurable CORDIC (coordinate rotation digital computer) architecture on an Artix-7 FPGA. The CORDIC algorithm [15] demonstrates efficiency in computing trigonometric, hyperbolic, and logarithmic functions, while iterative shift-add operations make it ideal for hardware implementation Lakshmi2010. The reconfigurable CORDIC design presented in [14] could support all configurations of the CORDIC algorithm for three coordinate systems within a single generic design.
The FPGA realization of a fractional-order multi-scroll 2 × 2 chaotic grid system was implemented using the GL technique [16]. It was dynamically translated and rotated in two and three dimensions through the CORDIC algorithm. The system was employed as a pseudorandom number generator (PRNG) in an image encryption scheme. A fractional-order version of a memristive chaotic system with transcendental nonlinearities was implemented in [17]. This system was used in the image encryption algorithm as a PRNG with substitution and permutation operations. The fractional orders served as additional parameters, adding extra degrees of freedom to the system.
Chaotic signals can be predicted if the system is simple by identifying the mathematical models of the chaotic systems generating these signals [18]. In [19,20], the initial state control parameters were deduced. In chaos-based cryptography systems, attackers could predict the chaotic signals to determine cryptographic keys and potentially break systems without secure keys [21]. Increasing the chaotic system’s complexity can provide a solution to this. For example, the complexity of chaotic maps was improved using higher-dimensional chaotic maps [22].
The Sinusoidal Feedback Sine ICMIC Modulation Map (SF-SIMM), a high-dimensional hyperchaotic map introduced in [23], was used to generate two independent PRNG sequences. The n-dimensional chaotic model (nD-CM) framework in [24], allowed the generation of chaotic maps of any desired dimension. It uses existing one-dimensional (1D) chaotic maps as seed maps, making it a versatile tool for secure communication systems [24]. An Artificial Neural Network Chaotic PRNG (ANNC-PRNG) using the capability of an ANN to fit chaotic generators was introduced in [25]. The proposed ANN was trained on chaotic time series and employed in a simple encryption system on an FPGA. In [26], single-hidden layer feedforward neural networks with nonlinear activation functions effectively emulated chaotic systems such as the Lorenz-63 and Hénon maps for encryption systems.
Chaotic maps enhance encryption system security and data processing efficiency. In [27], a hybrid chaotic system developed using Zaslavsky and Zigzag maps generated PRNG numbers for permuting speech samples. A system based on the Discrete Wavelet Transform (DWT) and Hénon chaotic maps provided speech signal compression and encryption system in [28]. A four-level DWT transform domain used with permutation for speech encryption was implemented on an FPGA in [29].
In [30], a five-dimensional hyper-chaotic system was employed as a chaotic oscillator producing PRNG numbers for substituting scrambled speech samples. The sampling of speech signals at five levels used various types of chaotic maps, with multiple levels of permutation applied to each sampled signal. Parameters from these five chaotic maps fed into SHA-1 alongside a Blowfish key to compute a 160-bit message digest. A multiuser wireless speech encryption system was introduced in [31], using synchronized chaotic systems as key generators. It incorporated a hybrid encryption approach with XOR bitwise operations and an encryption scheme called Chaotic Matrix Operation for Randomization or Encryption (C-MORE). In [32]. The Nose Hoover chaotic generator was used with and without dynamic shift and bit permutation techniques for the speech encryption system.
Furthermore, a substitution box (S-box) and XOR gate were employed with the chaotic system to encrypt speech signals in [33]. S-boxes are FPGA-friendly compact designs [34]. They are categorized as static or dynamic [35]. Static S-boxes are fixed data for all inputs, making them susceptible to cyberattacks. In contrast, dynamic S-boxes, which change outputs based on inputs, offer a level of adaptability that could significantly enhance security, despite their requirement for more hardware resources [36]. A speech encryption method based on the Lorenz system and S-Box table was proposed in [37]. An algorithm for encrypting speech signals was developed [38] combining scrambling, DNA coding, and substitution boxes constructed using chaotic maps as PRNG generators.
This paper presents the implementation of various 2D chaotic maps, including fraction–sine, logistic–sine, and logistic–fraction maps, on an Artix-7 FPGA platform using a reconfigurable CORDIC algorithm. These 2D chaotic maps are generated from nominal chaotic maps. A robust 2D chaotic map-based audio encryption system with dynamic S-box substitution is proposed. The encryption system uses the 2D-LF chaotic map because it provides the best throughput and the highest operating frequency among the three maps. The effectiveness of the proposed system is evaluated through statistical analyses, using correlation coefficients, the mean squared error (MSE), the signal-to-noise ratio (SNR), and hardware performance metrics.
This paper is organized as follows: Section 2 discusses the implementation of three 2D chaotic maps based on the reconfigurable CORDIC algorithm. Section 3 outlines the proposed encryption system and its hardware implementation. Section 4 presents the evaluation metrics, investigating the effect of encryption on speech signals and showing the system’s effectiveness. Finally, Section 5 concludes the paper.

2. The 2D Chaotic Map System Architecture

Two-dimensional chaotic maps are systems generated from the n-dimensional maps’ definitions in [24]. They are formed by combining two one-dimensional (1D) chaotic maps, which are systems that operate on a single variable. The state of the system at time step i + 1 is determined using the outputs of the 1D chaotic maps as follows [24]:
x i + 1 = s i n ( π ( F 1 ( x i ) + F 2 ( y i ) ) ) , y i + 1 = s i n ( π ( F 1 ( y i ) + F 2 ( x i ) ) ) ,
where F 1 ( . ) and F 2 ( . ) are 1D chaotic maps, and x i , and y i are the ith observation states of the chaotic model.

2.1. The 2D Logistic-Fraction Map (2D-LF)

To generate a new 2D logistic–fraction (2D-LF) map using (1), the seed chaotic maps F 1 ( . ) and F 2 ( . ) are set to the logistic and fraction maps, respectively. The mathematical equation for the 2D-LF map can be written as follows [24]:
x i + 1 = s i n ( π ( 4 p 1 x i ( 1 x i ) + 1 y i 2 + 0.1 p 2 y i ) ) , y i + 1 = s i n ( π ( 4 p 1 y i ( 1 y i ) + 1 x i 2 + 0.1 p 2 x i ) ) ,
The 2D-LF map has two control parameters, p 1 and p 2 , from the logistic and fraction maps. Because the sine transformation is a bounded operation, parameters p 1 and p 2 can have large values. This study investigates the properties of the 2D-LF map for p 1 and p 2 ϵ [ 1 , 100 ] .

2.2. The 2D Logistic–Sine (2D-LS) Map

If the fraction map is replaced with the sine map in (2), the seed chaotic maps F 1 ( . ) and F 2 ( . ) are set to the logistic and sine maps, respectively. This generates a new 2D logistic–sine (2D-LS) map, given as [24]
x i + 1 = s i n ( π ( 4 p 1 x i ( 1 x i ) + p 2 s i n ( p i y i ) ) ) , y i + 1 = s i n ( π ( 4 p 1 y i ( 1 y i ) + p 2 s i n ( p i x i ) ) ) ) ,
The 2D-LS map has two control parameters, p 1 and p 2 . The ranges of these parameters are the same as the two parameters in the 2D-LF map, p 1 and p 2 ϵ [ 1 , 100 ] .

2.3. The 2D Fraction–Sine (2D-FS) Map

Setting the seed chaotic maps F 1 ( . ) and F 2 ( . ) in (1) to the fraction and sine maps, respectively, generates a new chaotic map, the 2D fraction–sine (2D-FS) map, written as follows [24]:
x i + 1 = s i n ( π ( 1 x i 2 + 0.1 p 1 x i + p 2 s i n ( p i y i ) ) ) , y i + 1 = s i n ( π ( 1 y i 2 + 0.1 p 1 y i + p 2 s i n ( p i x i ) ) ) ) ,
Similar to the 2D-LF and 2D-LS maps, the 2D-FS map also has two control parameters, p 1 and p 2 , which can have large values. In this study, the values of p 1 and p 2 ϵ [ 1 , 100 ] .
Figure 1 illustrates the phase space trajectories of the three maps, with initial values x 0 = 0.2 and y 0 = 0.7 . The control parameters for all three maps were set to p 1 = 3 and p 2 = 8 .

2.4. Hardware Implementation of the 2D Maps

The hardware implementation of the 2D chaotic maps was conducted on an Artix-7 FPGA platform, using key computational components such as a Reconfigurable CORDIC [14], multipliers, adders, subtractors, and comparators. Each chaotic map was implemented through a series of computational stages designed to handle complex arithmetic efficiently. The architecture is detailed in Figure 2 for the three investigated maps, where each block performs specific operations essential to the chaotic map’s functionality. The main blocks include the computation of x-y terms ( 4 p 1 x i ( 1 x i ) p 2 y i ), angular adjustments, multiplications, and sine function evaluations.
For the hardware architecture of the 2D-LF map shown in Figure 2a, the system begins by accepting two inputs, x 0 and y 0 , which are routed through a multiplexer (MUX) controlled by selection signals s e l θ x and s e l θ y . These signals determine the input stream directed to the CORDIC unit, which operates iteratively, refining intermediate results through multiple iterations. The MUX provides dynamic control over the input paths, ensuring that the system can be reconfigured as necessary to suit different operational contexts.
Once the CORDIC computes its output, the result is passed to a multiplier (MUL) block, where scaling is applied based on terms such as T e r m X E n and T e r m Y E n . The θ block manages the angular parameters, while the O i + 1 block adjusts intermediate results based on the current iteration index. This iterative process progressively updates the x i and y i values, converging toward the final outputs x i + 1 and y i + 1 . The controller oversees the operation, generating the necessary control signals and managing the synchronization of the CORDIC, multipliers, and other blocks.
Each block contributes to the practical realization of the chaotic maps as follows:
  • x-y Term Computation Block (See Figure 3a): This block computes the terms 4 p 1 x i ( 1 x i ) p 2 y i and 4 p 1 y i ( 1 y i ) p 2 x i , which are essential to the chaotic maps. It consists of three multipliers, two subtractors, a right shifter, a multiplexer, and a register.
  • Angle Calculation Block (See Figure 3b): It calculates the angle for the sine transformation, keeping it within the critical bounds of [ π , π ] . If the angle exceeds these bounds, the block adjusts it accordingly.
  • Multiplication Block (See Figure 3c): This block adjusts the CORDIC output range to the correct bounds, ensuring that the result is within the range [0, 2].
  • Next Iteration Block (See Figure 3b): After determining the angles, this block uses a reconfigurable CORDIC unit to compute the next state values x i + 1 and y i + 1 , which are stored in registers for future iterations.
Figure 4 illustrates the phase space trajectories of the fixed-point hardware design compared with the floating-point MATLAB simulations for the three chaotic maps. Using a 36-bit representation, the fixed-point implementation shows strong agreement with the floating-point MATLAB results, demonstrating the accuracy of the hardware implementation.
Table 1 presents the FPGA utilization for the hardware implementation of the three chaotic maps. The 2D-LS map consumes the least resources in terms of Lookup Tables (LUTs) and Flip Flops (FFs), while the 2D-LF map achieves the highest operating frequency. Although the 2D-FS map is more computationally demanding, it delivers higher throughput than the 2D-LS map.

3. The Proposed Encryption System

Figure 5 depicts the complete block diagram of the proposed audio encryption system. The process begins with an audio input divided into 16-bit data blocks. The proposed encryption system uses the 2D-LF chaotic map because it provides the best throughput and the highest operating frequency among the three maps, essential for minimizing delays in the encryption system.
The x value, generated by the 2D-LF map, determines the order in which the data blocks within the audio file are permuted. Specifically, the permutation is performed by shuffling the positions of the 16-bit block file according to the chaotic sequence generated by the x values. This step disrupts the linear structure of the original audio data, ensuring that even minor changes in the chaotic map’s initial parameters result in entirely different permutations, thus providing strong diffusion.
The permuted data undergo S-box substitution, where each 16-bit block is divided into four 4-bit segments, and each segment is substituted using one of the four predefined S-boxes, as shown in Table 2. The selection of which S-box to use for each segment is not arbitrary; it is controlled by the chaotic map’s y values. Each S-box is applied to the corresponding four-bit segment. After S-box substitution, the transformed four-bit segments are scrambled using an XOR operation with the y values.
The encryption process concludes with recombining the 4-bit segments into 16-bit blocks to form the fully encrypted audio data. This structure allows for the efficient transmission or storage of the encrypted speech, while the chaotic map ensures that decryption without knowledge of the initial chaotic parameters is infeasible. Algorithm 1 details the entire encryption process.
Algorithm 1 Audio Data Encryption Algorithm
Require: 
Audio file, initial parameters for the chaotic map
  
Chaotic Map Setup and Read Audio Data:
  
Initialize the chaotic map parameters.
  
Generate x and y random numbers using the chaotic map.
  
Scale x values to range from 0 to the length of the audio file (number of data blocks).
  
Scale y values to range from 0 to 2 16 (16-bit values).
  
At the same time, load the audio data.
  
Convert the audio data into a binary matrix representation.
  
Divide the binary data into 16-bit blocks for encryption.
  
Permute Data Blocks:
  
Permute the 16-bit data blocks according to the chaotic map’s x values. The x values determine the new positions for the data blocks, effectively shuffling them.
  
S-BOX Substitution:
  
for each 16-bit data block do
   
Divide the block into four 4-bit segments.
   
for each 4-bit segment do
    
Each coresponding 4 bits go to the respective S-box.
    
Select the S-box based on the S-box index calculated from y (e.g., if y mod 4 = 0 , use S-Box 1; if y mod 4 = 1 , use S-Box 2, etc.).
    
Substitute the 4-bit segment using the selected S-box.
   
end for
  
end for
  
XOR Operation:
  
for each 4-bit segment (after S-Box substitution) do
   
Perform an XOR operation between the substituted 4-bit segment and the corresponding x value from the chaotic map.
  
end for
  
Combine Encrypted Data:
  
Recombine the XORed 4-bit segments into 16-bit blocks to form the final encrypted audio data.
Ensure: 
Output the fully encrypted audio data.
The decryption process is designed to be the inverse of the encryption process, ensuring that the original audio data can be accurately recovered. During decryption, the encrypted audio data are first divided into 16-bit blocks and then processed in the reverse order of the encryption steps. The S-box substitutions are applied in the opposite sequence, using the inverse of the used S-boxes. Following this, the permuted data blocks are rearranged according to the inverse permutation determined by the chaotic map’s x values. Finally, the 16-bit blocks are combined to reconstruct the original audio signal.

4. Results and Discussion

Two audio files from the TIMIT-TTS dataset were selected for testing [39]. The speech data used for evaluation were sampled at 16,000 Hz, ensuring sufficient detail. The performance of the proposed 2D chaotic map-based audio encryption system was evaluated through simulations conducted using Vivado, with further analysis performed in Matlab. Table 3 summarizes the performance metrics for the two speech files employed in the encryption process, including the mean squared error (MSE), signal-to-noise ratio (SNR), and correlation coefficients.
Table 4 presents the original speech signals’ time waveforms, histograms, and spectrograms. After applying both the S-box and XOR operations, the corresponding encrypted signals exhibit significant distortion, as shown in Table 5. The highly scrambled signals confirm the high levels of confusion and diffusion achieved by the encryption system.
The high MSE values of 1.2156 × 10 9 for Speech 1 indicate substantial differences between the original and encrypted signals, highlighting the encryption’s robustness. Similarly, the negative SNR values (e.g., −26.23 dB for Speech 2) suggest that the encrypted signals differ from the original speech, making it nearly impossible to recover the original without the correct decryption key. The low correlation coefficients (e.g., 0.002948 for Speech 2) demonstrate minimal similarity between the original and encrypted signals as shown in Table 6.
NIST randomness tests were conducted to further assess the encryption system’s security. As summarized in Table 7, the encrypted outputs passed all tests, including frequency, block frequency, cumulative sums, and approximate entropy.
The proposed encryption system was implemented on an Artix-7 FPGA. Table 8 details the hardware resource utilization, showing that the system uses 14,528 LUTs, 440 Flip Flops (FFs), and 36 DSPs. The system achieves a high throughput of 2880 Mbps with a power consumption of 0.13 W, operating at a frequency of 180 MHz.
The proposed system offers significantly higher throughput and operating frequency than other systems, as shown in Table 9, although it uses slightly more LUTs than some alternatives. For instance, [37] used a dynamic S-box based on DNA sequences and a Lorenz chaotic generator, while [40] introduced a 3D chaotic system with a capsule-shaped equilibrium curve for masking speech signals.

5. Conclusions

This paper presented a 2D chaotic map-based audio encryption system using dynamic S-box substitution implemented on an FPGA platform. Three chaotic maps were explored: the logistic–fraction (2D-LF), logistic–sine (2D-LS), and fraction–sine (2D-FS) maps. Among these, the 2D-LF map was selected for use in the encryption system due to its superior performance on hardware, achieving a throughput of 2880 Mbps, operating at a frequency of 180 MHz, and consuming only 0.13 W. This map provided the best balance of computational efficiency and encryption security, making it ideal for minimizing delays and ensuring robust encryption of audio data. The system’s effectiveness was evaluated using Speech 1 and 2, with statistical analysis showing an MSE of 1.2109 × 10 9 and a correlation coefficient of 0.003229 for Speech 1, and an MSE of 1.2156 × 10 9 and a correlation coefficient of 0.002948 for Speech 2. Additionally, the system successfully passed the NIST randomness tests. For future work, higher-dimensional chaotic maps can be investigated. Additionally, more layers can be added to the encryption process, such as DNA encoding or hashing algorithms, such as SHA-1 and SHA-2, enhancing the system’s robustness.

Author Contributions

Conceptualization, H.M.E., W.S.S. and L.A.S.; Methodology, H.M.E.; Software, H.M.E.; Validation, H.M.E.; Investigation, H.M.E. and W.S.S.; Resources, L.A.S.; Writing—original draft, H.M.E.; Writing—review & editing, W.S.S. and L.A.S.; Supervision, W.S.S. and L.A.S.; Funding acquisition, L.A.S. All authors have read and agreed to the published version of the manuscript.

Funding

This study was supported by the Arab-German Young Academy of Sciences and Humanities (AGYA). AGYA draws on support from the German Federal Ministry of Education and Research (BMBF; grant no. 01DL20003).

Data Availability Statement

The original contributions presented in the study are included in the article, further inquiries can be directed to the corresponding author.

Conflicts of Interest

The authors declare no conflicts of interest.

References

  1. Baptista, M. Chaos for communication. Nonlinear Dyn. 2021, 105, 1821–1841. [Google Scholar] [CrossRef]
  2. Zhang, B.; Liu, L. Chaos-Based Image Encryption: Review, Application, and Challenges. Mathematics 2023, 11, 2585. [Google Scholar] [CrossRef]
  3. Li, J.; Chen, C.; Rahimi Azghadi, M.; Ghodosi, H.; Pan, L.; Zhang, J. Security and privacy problems in voice assistant applications: A survey. Comput. Secur. 2023, 134, 103448. [Google Scholar] [CrossRef]
  4. Vaidyanathan, S.; Volos, C. Advances and Applications in Chaotic Systems, 1st ed.; Springer Publishing Company, Incorporated: Berlin/Heidelberg, Germany, 2016. [Google Scholar]
  5. Pisarchik, A.N.; Zanin, M. Chaotic map cryptography and security. In Encryption: Methods, Software and Security; Nova Science Publishers: Hauppauge, NY, USA, 2010. [Google Scholar]
  6. Kaur, R.; Gabrijelčič, D.; Klobučar, T. Artificial intelligence for cybersecurity: Literature review and future research directions. Inf. Fusion 2023, 97, 101804. [Google Scholar] [CrossRef]
  7. Jang-Jaccard, J.; Nepal, S. A survey of emerging threats in cybersecurity. J. Comput. Syst. Sci. 2014, 80, 973–993. [Google Scholar] [CrossRef]
  8. Yu, F.; Li, L.; Tang, Q.; Cai, S.; Song, Y.; Xu, Q. A Survey on True Random Number Generators Based on Chaos. Discret. Dyn. Nat. Soc. 2019, 2019. [Google Scholar] [CrossRef]
  9. Ele, B.; Odey, J.; Obono, I. The Impact of Emerging Wireless Network System and Cybersecurity in A Global Community. Trans. Netw. Commun. 2020, 8, 26–42. [Google Scholar] [CrossRef]
  10. İnce, E.; Karakaya, B.; Türk, M. Designing hardware for a robust high-speed cryptographic key generator based on multiple chaotic systems and its FPGA implementation for real-time video encryption. Multimed. Tools Appl. 2024, 83, 1–34. [Google Scholar] [CrossRef]
  11. Tanougast, C. Hardware implementation of chaos based cipher: Design of embedded systems for security applications. Stud. Comput. Intell. 2011, 354, 297–330. [Google Scholar] [CrossRef]
  12. Kumar, K.; Ramkumar, K.; Kaur, A.; Choudhary, S. A Survey on Hardware Implementation of Cryptographic Algorithms Using Field Programmable Gate Array. In Proceedings of the 2020 IEEE 9th International Conference on Communication Systems and Network Technologies (CSNT), Gwalior, India, 10–12 April 2020; pp. 189–194. [Google Scholar] [CrossRef]
  13. Mohamed, S.M.; Sayed, W.S.; Said, L.A.; Radwan, A.G. Reconfigurable FPGA Realization of Fractional-Order Chaotic Systems. IEEE Access 2021, 9, 89376–89389. [Google Scholar] [CrossRef]
  14. Mohamed, S.M.; Sayed, W.S.; Radwan, A.G.; Said, L.A. FPGA Implementation of Reconfigurable CORDIC Algorithm and a Memristive Chaotic System with Transcendental Nonlinearities. IEEE Trans. Circuits Syst. I Regul. Pap. 2022, 69, 3165469. [Google Scholar] [CrossRef]
  15. Volder, J.E. The CORDIC Trigonometric Computing Technique. IRE Trans. Electron. Comput. 1959, EC-8, 330–334. [Google Scholar] [CrossRef]
  16. Sayed, W.S.; Roshdy, M.; Said, L.A.; Herencsar, N.; Radwan, A.G. CORDIC-Based FPGA Realization of a Spatially Rotating Translational Fractional-Order Multi-Scroll Grid Chaotic System. Fractal Fract. 2022, 6, 432. [Google Scholar] [CrossRef]
  17. Mohamed, S.M.; Sayed, W.S.; Madian, A.H.; Radwan, A.G.; Said, L.A. An Encryption Application and FPGA Realization of a Fractional Memristive Chaotic System. Electronics 2023, 12, 1219. [Google Scholar] [CrossRef]
  18. Yeh, J.P. Identifying chaotic systems using a fuzzy model coupled with a linear plant. Chaos Solitons Fractals 2007, 32, 1178–1187. [Google Scholar] [CrossRef]
  19. Li, C.; Ramachandran, D.; Rajagopal, K.; Jafari, S.; Liu, Y. Predicting Tipping Points in Chaotic Maps with Period-Doubling Bifurcations. Complexity 2021, 2021, 9927607. [Google Scholar] [CrossRef]
  20. Zhang, Z.; Wu, J.; Chen, Y.; Wang, J.; Xu, J. Distinguish between Stochastic and Chaotic Signals by a Local Structure-Based Entropy. Entropy 2022, 24, 1752. [Google Scholar] [CrossRef]
  21. Haridas, T.; Upasana, S.D.; Vyshnavi, G.; Krishnan, M.S.; Muni, S.S. Chaos-based audio encryption: Efficacy of 2D and 3D hyperchaotic systems. Franklin Open 2024, 8, 100158. [Google Scholar] [CrossRef]
  22. Zhang, Y.; Xiang, H.; Zhang, S.; Liu, L. Construction of high-dimensional cyclic symmetric chaotic map with one-dimensional chaotic map and its security application. Multimed. Tools Appl. 2023, 82, 17715–17740. [Google Scholar] [CrossRef]
  23. Peng, Y.; Sun, K.; Peng, D.; Ai, W. Dynamics of a higher dimensional fractional-order chaotic map. Phys. A Stat. Mech. Its Appl. 2019, 525, 96–107. [Google Scholar] [CrossRef]
  24. Cao, W.; Cai, H.; Hua, Z. n-Dimensional Chaotic Map with application in secure communication. Chaos Solitons Fractals 2022, 163, 112519. [Google Scholar] [CrossRef]
  25. Sharobim, B.K.; Yacoub, M.H.; Sayed, W.S.; Radwan, A.G.; Said, L.A. Artificial Neural Network Chaotic PRNG and simple encryption on FPGA. Eng. Appl. Artif. Intell. 2023, 126, 106888. [Google Scholar] [CrossRef]
  26. Li, Z.; Ravela, S. Neural Networks as Geometric Chaotic Maps. IEEE Trans. Neural Netw. Learn. Syst. 2021, 34, 527–533. [Google Scholar] [CrossRef] [PubMed]
  27. Sathiyamurthi, P.; Ramakrishnan, S. Speech encryption using hybrid-hyper chaotic system and binary masking technique. Multimed. Tools Appl. 2022, 81, 6331–6349. [Google Scholar] [CrossRef]
  28. Hameed, A.S. Speech compression and encryption based on discrete wavelet transform and chaotic signals. Multimed. Tools Appl. 2021, 80, 13663–13676. [Google Scholar] [CrossRef]
  29. Azzaz, M.S.; Kaibou, R.; Madani, B. Co-design based FPGA implementation of an efficient new speech hyperchaotic cryptosystem in the transform domain. Integration 2024, 97, 102197. [Google Scholar] [CrossRef]
  30. Kaur, G.; Singh, K.; Gill, H.S. Chaos-based joint speech encryption scheme using SHA-1. Multimed. Tools Appl. 2021, 80, 10927–10947. [Google Scholar] [CrossRef]
  31. Hashemi, S.; Pourmina, M.A.; Mobayen, S.; Alagheband, M.R. Multiuser wireless speech encryption using synchronized chaotic systems. Int. J. Speech Technol. 2021, 24, 651–663. [Google Scholar] [CrossRef]
  32. Tolba, M.F.; Sayed, W.S.; Radwan, A.G.; Abd-El-Hafiz, S.K.; Soliman, A.M. Hardware Speech Encryption Using a Chaotic Generator, Dynamic Shift and Bit Permutation. In Proceedings of the International Conference on Microelectronics, ICM, Sousse, Tunisia, 16–19 December 2018. [Google Scholar] [CrossRef]
  33. ElSafty, A.H.; Tolba, M.F.; Said, L.A.; Madian, A.H.; Radwan, A.G. Hardware realization of a secure and enhanced s-box based speech encryption engine. Analog Integr. Circuits Signal Process. 2021, 106, 385–397. [Google Scholar] [CrossRef]
  34. Zahid, A.; Al-Solami, E.; Ahmad, M. A Novel Modular Approach Based Substitution-Box Design for Image Encryption. IEEE Access 2020, 8, 150326–150340. [Google Scholar] [CrossRef]
  35. Özkaynak, F.; Çelik, V.; Özer, A.B. A new S-box construction method based on the fractional-order chaotic Chen system. Signal Image Video Process. 2017, 11, 659–664. [Google Scholar] [CrossRef]
  36. Waheed, A.; Subhan, F.; Suud, M.M.; Alam, M.; Ahmad, S. An analytical review of current S-box design methodologies, performance evaluation criteria, and major challenges. Multimed. Tools Appl. 2023, 82, 29689–29712. [Google Scholar] [CrossRef]
  37. Yassin, H.M.; Mohamed, A.T.; Abdel-Gawad, A.H.; Tolba, M.F.; Saleh, H.I.; Madian, A.H.; Radwan, A.G. Speech Encryption on FPGA Using a Chaotic Generator and S-Box Table. In Proceedings of the 2019 4th International Conference on Advances in Computational Tools for Engineering Applications, ACTEA 2019, Beirut, Lebanon, 3–5 July 2019. [Google Scholar] [CrossRef]
  38. Abdullah, S.M.; Abduljaleel, I.Q. Speech Encryption Technique using S - box based on Multi Chaotic Maps. TEM J. 2021, 10, 1429–1434. [Google Scholar] [CrossRef]
  39. Salvi, D.; Hosler, B.; Bestagini, P.; Stamm, M.C.; Tubaro, S. TIMIT-TTS: A Text-to-Speech Dataset for Multimodal Synthetic Media Detection. IEEE Access 2023, 11, 50851–50866. [Google Scholar] [CrossRef]
  40. Mohamed, M.A.; Bonny, T.; Sambas, A.; Vaidyanathan, S.; Nassan, W.A.; Zhang, S.; Obaideen, K.; Mamat, M.; Nawawi, M.K.M. A Speech Cryptosystem Using the New Chaotic System with a Capsule-Shaped Equilibrium Curve. Comput. Mater. Contin. 2023, 75, 5987–6006. [Google Scholar] [CrossRef]
Figure 1. Phase space trajectory (a) 2D-LF, (b) 2D-Ls, and (c) 2D-FS.
Figure 1. Phase space trajectory (a) 2D-LF, (b) 2D-Ls, and (c) 2D-FS.
Electronics 13 04254 g001
Figure 2. Hardware architecture of (a) 2D-LF, (b) 2D-Ls, and (c) 2D-FS.
Figure 2. Hardware architecture of (a) 2D-LF, (b) 2D-Ls, and (c) 2D-FS.
Electronics 13 04254 g002
Figure 3. Hardware architectures of (a) x-y term.png, (b) θ , (c) MUL, and (d) O i + 1 .
Figure 3. Hardware architectures of (a) x-y term.png, (b) θ , (c) MUL, and (d) O i + 1 .
Electronics 13 04254 g003
Figure 4. Phase space trajectory of fixed-point hardware design vs. floating-point Matlab: (a) 2D-LF, (b) 2D-LS, (c) 2D-FS.
Figure 4. Phase space trajectory of fixed-point hardware design vs. floating-point Matlab: (a) 2D-LF, (b) 2D-LS, (c) 2D-FS.
Electronics 13 04254 g004
Figure 5. Proposed encryption system for audio signals.
Figure 5. Proposed encryption system for audio signals.
Electronics 13 04254 g005
Table 1. FPGA utilization for 2D chaotic maps.
Table 1. FPGA utilization for 2D chaotic maps.
ResourcesLF MapLS MapFS Map
Lookup Tables (LUTs)866382099033
Flip Flops (FFs)425360539
Digital Signal Processors (DSPs)282824
Operating Frequency (MHz)6.0242.3765.208
Power (w)0.1080.1030.12
Throughput (Mbps)54.21621.38431.248
Table 2. The used S-boxes in the proposed audio encryption.
Table 2. The used S-boxes in the proposed audio encryption.
S-Box 1S-Box 2
18126211155
345907610
01510731294
1413112131481
S-Box 3 S-Box 4
51282714100
7011352315
41114369121
109156811134
Table 3. Performance metrics of the proposed encryption system.
Table 3. Performance metrics of the proposed encryption system.
Performance MeasureDescription and Equation
MSEMeasures the difference between the original and encrypted signals. Higher MSE values indicate more robust encryption.
MSE = 1 U × V p = 1 U q = 1 V ( Q ( p , q ) E ( p , q ) ) 2
Here, U × V : size of the signal or data block; Q ( p , q ) : original signal value; E ( p , q ) : encrypted signal value.
SNRMeasures the noise level in the encrypted signal. A highly negative SNR value indicates high noise compared to the original.
SNR = 10 log 10 p = 1 U q = 1 V Q ( p , q ) 2 p = 1 U q = 1 V ( Q ( p , q ) E ( p , q ) ) 2
Here, Q ( p , q ) : original signal value; E ( p , q ) : encrypted signal value.
Correlation CoefficientAssesses the linear relationship between the original and encrypted signals. Lower correlation coefficient values indicate better encryption.
ρ = cov ( a , b ) K ( a ) K ( b )
Here, a , b : original and encrypted signal values; Z: number of signal samples; cov ( a , b ) : covariance between original and encrypted signals.
HistogramInvestigates the distribution of signal values. A balanced histogram indicates a more uniform distribution of amplitudes in the encrypted signal.
Not applicable.
SpectrogramVisualizes how frequencies change over time, offering insights into the energy distribution across different frequencies in the encrypted signal.
Not applicable.
Table 4. Time waveforms, histograms, and spectrograms for audio test files.
Table 4. Time waveforms, histograms, and spectrograms for audio test files.
Time WaveformHistogramSpectrogram
speech 1Electronics 13 04254 i001Electronics 13 04254 i002Electronics 13 04254 i003
speech 2Electronics 13 04254 i004Electronics 13 04254 i005Electronics 13 04254 i006
Table 5. Time waveforms, histograms, spectrograms, and correlation data for encrypted and decrypted Speeches 1 and 2.
Table 5. Time waveforms, histograms, spectrograms, and correlation data for encrypted and decrypted Speeches 1 and 2.
Speech 1Speech 2
EncryptionDecryptionEncryptionDecryption
Time WaveformElectronics 13 04254 i007Electronics 13 04254 i008Electronics 13 04254 i009Electronics 13 04254 i010
HistogramElectronics 13 04254 i011Electronics 13 04254 i012Electronics 13 04254 i013Electronics 13 04254 i014
SpectrogramElectronics 13 04254 i015Electronics 13 04254 i016Electronics 13 04254 i017Electronics 13 04254 i018
CorrelationElectronics 13 04254 i019Electronics 13 04254 i020Electronics 13 04254 i021Electronics 13 04254 i022
Table 6. Encryption system quality metrics.
Table 6. Encryption system quality metrics.
SpeechMSECorrelation CoefficientSNR
Speech 1 1.2109 × 10 9 0.003229−25.593280
Speech 2 1.2156 × 10 9 0.002948−26.231795
Table 7. NIST test results.
Table 7. NIST test results.
Testp-ValueResultProportion Result
Frequency0.0668820.938
BlockFrequency0.1223251.000
CumulativeSums0.0510280.938
Runs0.0179120.938
LongestRun0.0009541.000
Rank0.1223250.938
FFT0.0179121.000
NonOverlappingTemplate0.1200180.989
OverlappingTemplate0.5341461.000
Universal0.2133091.000
ApproximateEntropy0.0020431.000
RandomExcursions0.4245111.000
RandomExcursionsVariant0.3175831.000
Serial0.1119041.000
LinearComplexity0.0088791.000
Table 8. Encryption system hardware resource utilization.
Table 8. Encryption system hardware resource utilization.
ResourcesLUTsFFsDSPsFrequency (MHz)Power (W)Throughput (Mbps)
Utilization14,528440361800.132880
Table 9. Encryption system hardware resource comparison.
Table 9. Encryption system hardware resource comparison.
ResourcesThis Paper[37][40]
Lookup Tables (LUTs)14,528140018,451
Flip Flops (FFs)440144193
DSPs36NA36
Operating Frequency (MHz)18050178
Disclaimer/Publisher’s Note: The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of MDPI and/or the editor(s). MDPI and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content.

Share and Cite

MDPI and ACS Style

Elrefai, H.M.; Sayed, W.S.; Said, L.A. Hardware Implementation of a 2D Chaotic Map-Based Audio Encryption System Using S-Box. Electronics 2024, 13, 4254. https://doi.org/10.3390/electronics13214254

AMA Style

Elrefai HM, Sayed WS, Said LA. Hardware Implementation of a 2D Chaotic Map-Based Audio Encryption System Using S-Box. Electronics. 2024; 13(21):4254. https://doi.org/10.3390/electronics13214254

Chicago/Turabian Style

Elrefai, Hisham M., Wafaa S. Sayed, and Lobna A. Said. 2024. "Hardware Implementation of a 2D Chaotic Map-Based Audio Encryption System Using S-Box" Electronics 13, no. 21: 4254. https://doi.org/10.3390/electronics13214254

APA Style

Elrefai, H. M., Sayed, W. S., & Said, L. A. (2024). Hardware Implementation of a 2D Chaotic Map-Based Audio Encryption System Using S-Box. Electronics, 13(21), 4254. https://doi.org/10.3390/electronics13214254

Note that from the first issue of 2016, this journal uses article numbers instead of page numbers. See further details here.

Article Metrics

Back to TopTop