Reconfigurable Computing and Real-Time Embedded Systems

A special issue of Electronics (ISSN 2079-9292). This special issue belongs to the section "Computer Science & Engineering".

Deadline for manuscript submissions: closed (30 April 2022) | Viewed by 1887

Special Issue Editors


E-Mail Website
Guest Editor
Real-Time Systems Laboratory (ReTiS Lab) and the Department of Excellence in Robotics and Artificial Intelligence, Scuola Superiore Sant’Anna, 56127 Pisa, Italy
Interests: real-time operating systems; design and implementation; cyber-security and virtualization for embedded systems; real-time schedulability analysis; cyber-Physical systems; synchronization protocols

E-Mail Website
Guest Editor
Real-Time Systems Laboratory (ReTiS Lab) and the Department of Excellence in Robotics and Artificial Intelligence, Scuola Superiore Sant’Anna, 56127 Pisa, Italy
Interests: real-time systems; design and implementation; heterogeneous computing platforms; hardware acceleration; software predictability in multi-processor systems; schedulability analysis; synchronization protocols; component-based software design; predictability in applications based on artificial intelligence

Special Issue Information

Dear Colleagues,

Modern embedded real-time systems are characterized by an always-increasing demand for processing capabilities to serve computationally intensive workloads. For many tasks, hardware accelerators are an essential means to achieve the required level of performance, as in the case of future-generation workloads due to artificial intelligence. As a result, embedded platforms used in real-time systems are considerably more complex than in the past. For example, many challenges are introduced due to the contention produced by multiple cores and hardware accelerators when accessing the main memory or I/O devices, the scheduling policies implemented by the accelerator itself, and the network-based communication. These challenges call for solutions that allow guaranteeing the timing requirements of real-time applications – both from an analysis perspective, where the increased hardware complexity must be correctly captured to guarantee provably safe response time and latency bounds – and from a practical perspective, where suitable hardware and software mechanisms can be devised to arbitrate contention, allowing to increase the overall system’s predictability and performance.

Many application domains share these goals, including cyber-physical systems, IoT devices, future-generation autonomous-driving applications, robotics, Industry 4.0, smart-buildings, edge computing, and more.

Particular interest is attributed to emerging hardware accelerators based on the field-programmable gate array (FPGA) technology, especially to those embedded platforms that offer the possibility to dynamically - and partially -reconfigure the FPGA at runtime. Dynamic-partial reconfiguration provides a powerful and flexible way to dynamically deploy multiple accelerators, thus overcoming FPGA area constraints that would possibly not allow allocating all of them statically. Furthermore, FPGA-based accelerators offer the chance to analyze their timing behavior with a clock-level timing precision, thus resulting in a great fit for real-time systems.

In this Special Issue, we aim to collect high-quality submissions that include the theoretical, engineering, and application aspects of real-time embedded systems and reconfigurable systems.

The Special Issue will focus on (but is not limited to) the following topics:

  • Real-time computing architectures
  • Real-time network protocols
  • Reconfigurable systems
  • Dynamic partial reconfiguration
  • Predictable access to shared memories, I/O devices, and accelerators
  • Real-time virtualization
  • Real-time robotics systems
  • Resource scheduling and allocation in embedded real-time systems
  • Optimization in real-time embedded and reconfigurable systems
  • Hardware acceleration
  • Predictable and efficient parallel applications
  • Energy-and-power-aware allocation and scheduling
  • Spatial and temporal isolation
  • Floorplanning in FPGA
  • Timing predictability for artificial intelligence
  • Worst-case and probabilistic real-time guarantees

Prof. Dr. Alessandro Biondi
Dr. Daniel Casini
Guest Editors

Manuscript Submission Information

Manuscripts should be submitted online at www.mdpi.com by registering and logging in to this website. Once you are registered, click here to go to the submission form. Manuscripts can be submitted until the deadline. All submissions that pass pre-check are peer-reviewed. Accepted papers will be published continuously in the journal (as soon as accepted) and will be listed together on the special issue website. Research articles, review articles as well as short communications are invited. For planned papers, a title and short abstract (about 100 words) can be sent to the Editorial Office for announcement on this website.

Submitted manuscripts should not have been published previously, nor be under consideration for publication elsewhere (except conference proceedings papers). All manuscripts are thoroughly refereed through a single-blind peer-review process. A guide for authors and other relevant information for submission of manuscripts is available on the Instructions for Authors page. Electronics is an international peer-reviewed open access semimonthly journal published by MDPI.

Please visit the Instructions for Authors page before submitting a manuscript. The Article Processing Charge (APC) for publication in this open access journal is 2400 CHF (Swiss Francs). Submitted papers should be well formatted and use good English. Authors may use MDPI's English editing service prior to publication or during author revisions.

Keywords

  • Embedded Systems
  • Real-Time Systems
  • Reconfigurable Computing
  • Hardware Accelerators
  • Real-Time Operating Systems
  • Predictable Computing Platforms
  • Edge Computing
  • FPGA-based Accelerators
  • GPU-based Accelerators

Benefits of Publishing in a Special Issue

  • Ease of navigation: Grouping papers by topic helps scholars navigate broad scope journals more efficiently.
  • Greater discoverability: Special Issues support the reach and impact of scientific research. Articles in Special Issues are more discoverable and cited more frequently.
  • Expansion of research network: Special Issues facilitate connections among authors, fostering scientific collaborations.
  • External promotion: Articles in Special Issues are often promoted through the journal's social media, increasing their visibility.
  • e-Book format: Special Issues with more than 10 articles can be published as dedicated e-books, ensuring wide and rapid dissemination.

Further information on MDPI's Special Issue polices can be found here.

Published Papers (1 paper)

Order results
Result details
Select all
Export citation of selected articles as:

Research

12 pages, 9479 KiB  
Article
Power-Efficient Deep Neural Network Accelerator Minimizing Global Buffer Access without Data Transfer between Neighboring Multiplier—Accumulator Units
by Jeonghyeok Lee, Sangwook Han, Seungwon Choi and Jungwook Choi
Electronics 2022, 11(13), 1996; https://doi.org/10.3390/electronics11131996 - 25 Jun 2022
Viewed by 1295
Abstract
This paper presents a novel method for minimizing the power consumption of weight data movements required by a convolutional operation performed on a two-dimensional multiplier–accumulator (MAC) array of a deep neural-network accelerator. The proposed technique employs a local register file (LRF) at each [...] Read more.
This paper presents a novel method for minimizing the power consumption of weight data movements required by a convolutional operation performed on a two-dimensional multiplier–accumulator (MAC) array of a deep neural-network accelerator. The proposed technique employs a local register file (LRF) at each MAC unit in a manner such that once weight pixels are read from the global buffer into the LRF, they are reused from the LRF as many times as desired instead of being repeatedly fetched from the global buffer in each convolutional operation. One of the most evident merits of the proposed method is that the procedure is completely free from the burden of data transfer between neighboring MAC units. It was found from our simulations that the proposed method provides a power saving of approximately 83.33% and 97.62% compared with the power savings recorded by the conventional methods, respectively, when the dimensions of the input data matrix and weight matrix are 128 × 128 and 5 × 5, respectively. The power savings increase as the dimensions of the input data matrix or weight matrix increase. Full article
(This article belongs to the Special Issue Reconfigurable Computing and Real-Time Embedded Systems)
Show Figures

Figure 1

Back to TopTop