Sign in to use this feature.

Years

Between: -

Subjects

remove_circle_outline
remove_circle_outline
remove_circle_outline
remove_circle_outline
remove_circle_outline

Journals

Article Types

Countries / Regions

Search Results (70)

Search Parameters:
Keywords = common mode rejection ratio

Order results
Result details
Results per page
Select all
Export citation of selected articles as:
13 pages, 2104 KB  
Article
Design and Optimization of a Broadband Polarization-Insensitive 90° Optical Hybrid in Double-Strip Silicon Nitride Waveguides
by Rui Meng, Yan Fan, Sitong Liu, Haoran Wang, Ziyang Xiong, Hao Deng, Liu Li, Junpeng Lu, Zhenhua Ni and Tong Lin
Photonics 2026, 13(4), 364; https://doi.org/10.3390/photonics13040364 - 10 Apr 2026
Abstract
Coherent optical communication serves as the backbone of long-haul, high-capacity optical networks, where polarization-insensitive 90° optical hybrids (OHs) are crucial for system simplification and robustness. This work presents a polarization-insensitive 90° OH based on asymmetric double-strip silicon nitride waveguides, designed for dual-polarization quadrature [...] Read more.
Coherent optical communication serves as the backbone of long-haul, high-capacity optical networks, where polarization-insensitive 90° optical hybrids (OHs) are crucial for system simplification and robustness. This work presents a polarization-insensitive 90° OH based on asymmetric double-strip silicon nitride waveguides, designed for dual-polarization quadrature phase-shift keying (DP-QPSK) systems. The device consists of a cascaded polarization-insensitive structure incorporating one 1 × 2 and three 2 × 2 multimode interference (MMI) couplers, interconnected by four 90° bent waveguides. Optimized via 3D finite-difference time-domain (FDTD) simulations, the 1 × 2 MMI coupler exhibits insertion losses below 0.06 dB (TE) and 0.09 dB (TM), while each 2 × 2 MMI coupler shows insertion losses under 0.2/0.4 dB, amplitude imbalance below 0.05/0.18 dB, and phase error within ±0.5°/±1.5° for the TE/TM modes, respectively. Based on these components, the full device achieves polarization-insensitive operation across a 100 nm bandwidth (1500–1600 nm), with a phase error within ±1°, insertion loss below 0.3 dB (TE) and 0.5 dB (TM), and common-mode rejection ratio better than −40 dB (TE) and −30 dB (TM). Furthermore, the design demonstrates high fabrication tolerance, maintaining performance under manufacturing deviations of ±2 μm in MMI length and ±20 nm in waveguide spacing. This work provides a promising polarization-insensitive OH design and a viable route toward cost-effective mass production of next-generation high-speed coherent systems. Full article
Show Figures

Figure 1

19 pages, 3738 KB  
Article
Phase Margin Circuit Design Based on Cascaded DC-DC Converter and Two-Stage Op-Amp with Cascode Compensation
by Wentong An, Hongzhi Jia, Jianren Xu and Ning Wang
Electronics 2026, 15(6), 1260; https://doi.org/10.3390/electronics15061260 - 18 Mar 2026
Viewed by 214
Abstract
This paper proposes a Cascode phase compensation network structure for controlling Buck–Boost converters to achieve wide-bandwidth and high-speed operation. The proposed scheme relocates the compensation capacitor (CC) from the traditional position “across the first-stage output and the second-stage output” to [...] Read more.
This paper proposes a Cascode phase compensation network structure for controlling Buck–Boost converters to achieve wide-bandwidth and high-speed operation. The proposed scheme relocates the compensation capacitor (CC) from the traditional position “across the first-stage output and the second-stage output” to a new position “between the source of the first-stage Cascode common-gate transistor and the second-stage output.” By integrating their high common-mode rejection ratio and power supply rejection ratio, a global system loop with robust interference immunity is constructed. The results indicate that a dominant-pole frequency of 10 kHz is achieved with our proposed structure compared to the circuit without Cascode compensation, representing a tenfold increase. As a result, a phase margin (PM) of up to 58.36° is achieved, which is improved by 9.1%. This work can provide an effective reference for achieving stable and rapidly responsive power conversion. Full article
(This article belongs to the Topic Advanced Integrated Circuit Design and Application)
Show Figures

Figure 1

27 pages, 3514 KB  
Article
A 0.3 V Ultra-Low-Power Bulk-Driven Current-Reuse OTA for Batteryless Applications
by Zhengda Li, Md Anas Abdullah, Mohamed B. Elamien and M. Jamal Deen
Electronics 2026, 15(6), 1256; https://doi.org/10.3390/electronics15061256 - 17 Mar 2026
Viewed by 287
Abstract
In this study, an ultra-low-voltage operational transconductance amplifier (OTA) operating from a 0.3 V supply, designed in a 45 nm CMOS process, is presented. To overcome the severe headroom constraints, the design employs a bulk-driven differential input stage combined with a current-reuse strategy, [...] Read more.
In this study, an ultra-low-voltage operational transconductance amplifier (OTA) operating from a 0.3 V supply, designed in a 45 nm CMOS process, is presented. To overcome the severe headroom constraints, the design employs a bulk-driven differential input stage combined with a current-reuse strategy, effectively enhancing transconductance while operating all transistors in the subthreshold region. This approach enables a rail-to-rail input common-mode range. A multipath Miller zero cancellation compensation technique ensures stability. The resulting OTA achieves an open-loop gain of 44.2 dB and a remarkable common-mode rejection ratio (CMRR) of 87.5 dB, all while consuming 23.3 nW of power. With a gain–bandwidth product of 9.9 kHz, a power supply rejection ratio (PSRR) of 41.1 dB, and an input noise of 1.0 μV/√Hz, this design is highly suitable for energy-constrained, low-frequency applications such as biomedical sensor interfaces and IoT nodes. Full article
(This article belongs to the Section Microelectronics)
Show Figures

Figure 1

16 pages, 3767 KB  
Article
A Single-Cell Optically Pumped Intrinsic Gradiometer
by Nicholaus Zilinski, Ash M. Parameswaran, Bonnie L. Gray and Teresa Cheung
Sensors 2026, 26(5), 1678; https://doi.org/10.3390/s26051678 - 6 Mar 2026
Viewed by 576
Abstract
Optically pumped magnetometers (OPMs) provide a non-cryogenic alternative to superconducting quantum interference devices (SQUIDs) for detecting weak biomagnetic fields. We report the design, construction, and characterization of a single-cell intrinsic OPM gradiometer. The gradiometer employs a rubidium-87 vapor cell in an orthogonal pump [...] Read more.
Optically pumped magnetometers (OPMs) provide a non-cryogenic alternative to superconducting quantum interference devices (SQUIDs) for detecting weak biomagnetic fields. We report the design, construction, and characterization of a single-cell intrinsic OPM gradiometer. The gradiometer employs a rubidium-87 vapor cell in an orthogonal pump and probe beam configuration. The pump beam was split to illuminate two parallel sensing regions of the cell, separated by a baseline of 3 cm, with opposing circular polarization. A linearly polarized probe beam propagated through both regions and was captured by a balanced polarimeter whose output directly measured the spatial magnetic gradient. This prototype achieved a common-mode rejection ratio exceeding 50 dB and a sensitivity of 267 pT/cm/√Hz without passive magnetic shielding, using active ambient-field coils. As a proof of concept, we recorded preliminary cardiac-synchronous magnetic measurements using an optical pulse sensor for beat segmentation. After bandpass filtering and ensemble averaging, a cardiac-synchronous waveform was observed, consistent with cardiac timing. Unlike many multi-cell gradiometers that require complex calibration, modulation, and passive shielding, this single-cell design reduces cost and complexity. Full article
(This article belongs to the Section Physical Sensors)
Show Figures

Figure 1

19 pages, 6578 KB  
Article
High-Resolution Spatiotemporal-Coded Differential Eddy-Current Array Probe for Defect Detection in Metal Substrates
by Qi Ouyang, Yuke Meng, Lun Huang and Yun Li
Sensors 2026, 26(2), 537; https://doi.org/10.3390/s26020537 - 13 Jan 2026
Viewed by 389
Abstract
To address the problems of weak geometric features, low signal response amplitude, and insufficient spatial resolvability of near-surface defects in metal substrates, a high-resolution spatiotemporal-coded eddy-current array probe is proposed. The probe adopts an array topology with time-multiplexed excitation and adjacent differential reception, [...] Read more.
To address the problems of weak geometric features, low signal response amplitude, and insufficient spatial resolvability of near-surface defects in metal substrates, a high-resolution spatiotemporal-coded eddy-current array probe is proposed. The probe adopts an array topology with time-multiplexed excitation and adjacent differential reception, achieving a balance between high common-mode rejection ratio and high-density spatial sampling. First, a theoretical electromagnetic coupling model between the probe and the metal substrate is established, and finite-element simulations are conducted to investigate the evolution of the skin effect, eddy-current density distribution, and differential impedance response over an excitation frequency range of 1–10 MHz. Subsequently, a 64-channel M-DECA probe and an experimental testing platform are developed, and frequency-sweeping experiments are carried out under different excitation conditions. Experimental results indicate that, under a 50 kHz excitation frequency, the array eddy-current response achieves an optimal trade-off between signal amplitude and spatial geometric consistency. Furthermore, based on the pixel-to-physical coordinate mapping relationship, the lateral equivalent diameters of near-surface defects with different characteristic scales are quantitatively characterized, with relative errors of 6.35%, 4.29%, 3.98%, 3.50%, and 5.80%, respectively. Regression-based quantitative analysis reveals a power-law relationship between defect area and the amplitude of the differential eddy-current array response, with a coefficient of determination R2=0.9034 for the bipolar peak-to-peak feature. The proposed M-DECA probe enables high-resolution imaging and quantitative characterization of near-surface defects in metal substrates, providing an effective solution for electromagnetic detection of near-surface, low-contrast defects. Full article
Show Figures

Figure 1

26 pages, 27683 KB  
Article
A 0.9 V, Ultra-Low-Power OTA with Low NEF and High CMRR for Batteryless Biomedical Front-Ends
by Md. Zubair Alam Emon, Rifatuzzaman Apu and Mohamed B. Elamien
Electronics 2025, 14(22), 4520; https://doi.org/10.3390/electronics14224520 - 19 Nov 2025
Viewed by 1267
Abstract
This paper presents a new operational transconductance amplifier (OTA) design for batteryless biomedical front-ends. The proposed OTA operates in the subthreshold region and utilizes self-cascode devices to achieve ultra-low power, low noise, and a high common-mode rejection ratio (CMRR [...] Read more.
This paper presents a new operational transconductance amplifier (OTA) design for batteryless biomedical front-ends. The proposed OTA operates in the subthreshold region and utilizes self-cascode devices to achieve ultra-low power, low noise, and a high common-mode rejection ratio (CMRR). Post-layout simulations in Cadence, using 45 nm CMOS technology with 0.9 V supply voltage, show a power consumption of 49.3 nW, a CMRR of 144.9 dB, an input-referred noise of 4.51 μVrms integrated over 0.5–208 Hz, and a noise efficiency factor of 1.023 with a core silicon area of 0.00138 mm2. Using the proposed OTA, we implemented a 10-channel neural recording amplifier for Local Field Potentials (LFPs) based on a capacitively coupled, capacitive-feedback (CC-CF) topology with a body-driven pseudo-resistor high-pass path. The system achieves a total CMRR ≥ 70 dB and an estimated power of 494.2 nW for 10 channels. Compared with prior art, the proposed OTA offers competitive noise efficiency and common-mode rejection at lower power, making it a viable building block for batteryless neural and biomedical sensing front-ends. Full article
Show Figures

Figure 1

20 pages, 3983 KB  
Article
Novel Tunable Pseudoresistor-Based Chopper-Stabilized Capacitively Coupled Amplifier and Its Machine Learning-Based Application
by Mohammad Aleem Farshori, M. Nizamuddin, Renuka Chowdary Bheemana, Krishna Prakash, Shonak Bansal, Mohammad Zulqarnain, Vipin Sharma, S. Sudhakar Babu and Kanwarpreet Kaur
Micromachines 2025, 16(9), 1000; https://doi.org/10.3390/mi16091000 - 29 Aug 2025
Cited by 1 | Viewed by 1397
Abstract
This work presents a high-common-mode-rejection-ratio (CMRR) and high-gain FinFET-based bio-potential amplifier with a novel CMRR reduction technique. In this paper, a feedback buffer is used alongside a capacitively coupled chopper-stabilized circuit to reduce the common-mode signal gain, thus boosting the overall CMRR of [...] Read more.
This work presents a high-common-mode-rejection-ratio (CMRR) and high-gain FinFET-based bio-potential amplifier with a novel CMRR reduction technique. In this paper, a feedback buffer is used alongside a capacitively coupled chopper-stabilized circuit to reduce the common-mode signal gain, thus boosting the overall CMRR of the circuit. The conventional pseudoresistor in the feedback circuit is replaced with a tunable parallel-cell configuration of pseudoresistors to achieve high linearity. A chopper spike filter is used to mitigate spikes generated by switching activity. The mid-band gain of the chopper-stabilized amplifier is 42.6 dB, with a bandwidth in the range of 6.96 Hz to 621 Hz. The noise efficiency factor (NEF) of the chopper-stabilized amplifier is 6.1, and its power dissipation is 0.92 µW. The linearity of the parallel pseudoresistor cell is tested for different tuning voltages (Vtune) and various numbers of parallel pseudoresistor cells. The simulation results also demonstrate the pseudoresistor cell performance for different process corners and temperature changes. The low cut-off frequency is adjusted by varying the parameters of the parallel pseudoresistor cell. The CMRR of the chopper-stabilized amplifier, with and without the feedback buffer, is 106.9 dB and 100.3 dB, respectively. The feedback buffer also reduces the low cut-off frequency, demonstrating its multi-utility. The proposed circuit is compatible with bio-signal acquisition and processing. Additionally, a machine learning-based arrhythmia diagnosis model is presented using a convolutional neural network (CNN) + Long Short-Term Memory (LSTM) algorithm. For arrhythmia diagnosis using the CNN+LSTM algorithm, an accuracy of 99.12% and a mean square error (MSE) of 0.0273 were achieved. Full article
Show Figures

Figure 1

15 pages, 7592 KB  
Article
Exploiting a Multi-Mode Laser in Homodyne Detection for Vacuum-Fluctuation-Based Quantum Random Number Generator
by Sooyoung Park, Sanghyuk Kim, Chulwoo Park and Jeong Woon Choi
Photonics 2025, 12(9), 851; https://doi.org/10.3390/photonics12090851 - 25 Aug 2025
Viewed by 1363
Abstract
To realize a vacuum-fluctuation-based quantum random number generator (QRNG), various implementations can be explored to improve efficiency and practicality. In this study, we employed a multi-mode (MM) laser as the local oscillator in a vacuum-fluctuation QRNG and compared its performance with that of [...] Read more.
To realize a vacuum-fluctuation-based quantum random number generator (QRNG), various implementations can be explored to improve efficiency and practicality. In this study, we employed a multi-mode (MM) laser as the local oscillator in a vacuum-fluctuation QRNG and compared its performance with that of a conventional single-mode (SM) laser. Despite experiencing frequency-mode hopping, the MM laser successfully interfered with the vacuum state, similar to the SM reference. The common-mode rejection ratio of the balanced homodyne detection setup exceeded 35 dB for all laser sources. The digitized raw data were processed with a cryptographic hash function to generate full-entropy data. These outputs passed both the independent and identically distributed test recommended in NIST SP 800-90B and the statistical test suite under the SP 800-22 guideline, confirming their quality as quantum random numbers. Our results demonstrate that full-entropy data derived from either SM or MM lasers are applicable to systems requiring high-quality randomness, such as quantum key distribution. This study represents the first demonstration of an MM-laser-based vacuum-fluctuation QRNG, achieving a generation rate of 10 Gbps and indicating potential for compact and practical implementation. Full article
(This article belongs to the Section Quantum Photonics and Technologies)
Show Figures

Figure 1

19 pages, 7045 KB  
Article
Design of an SAR-Assisted Offset-Calibrated Chopper CFIA for High-Precision 4–20 mA Transmitter Front Ends
by Jian Ren, Yiqun Niu, Bin Liu, Meng Li, Yansong Bai and Yuang Chen
Appl. Sci. 2025, 15(16), 9084; https://doi.org/10.3390/app15169084 - 18 Aug 2025
Cited by 1 | Viewed by 1376
Abstract
In loop-powered 4–20 mA transmitter systems, sensors like temperature, pressure, flow, and gas sensors are chosen based on specific application requirements. These systems are widely adopted in high-precision measurement scenarios, including industrial automation, process control, and environmental monitoring. The transmitter requires a high-performance [...] Read more.
In loop-powered 4–20 mA transmitter systems, sensors like temperature, pressure, flow, and gas sensors are chosen based on specific application requirements. These systems are widely adopted in high-precision measurement scenarios, including industrial automation, process control, and environmental monitoring. The transmitter requires a high-performance analog front end (AFE) for precise amplification and signal conditioning. This paper presents a low-noise instrumentation amplifier (IA) for high-precision transmitter front ends, featuring a Successive Approximation Register (SAR)-assisted offset calibration architecture. The proposed structure integrates a chopper current-feedback instrumentation amplifier (CFIA) with an automatic offset calibration loop (AOCL), significantly suppressing internal offset errors and enabling high-accuracy signal acquisition under stringent power and environmental temperature constraints. The designed amplifier provides four selectable gain settings, covering a range from ×32 to ×256. Fabricated in a 0.18 μm CMOS process, the CFIA operates at a 1.8 V supply voltage, consumes a static current of 182 μA, and achieves an input-referred noise as low as 20.28 nV/√Hz at 1 kHz, with a common-mode rejection ratio (CMRR) up to 122 dB and a power-supply rejection ratio (PSRR) up to 117 dB. Experimental results demonstrate that the proposed amplifier exhibits excellent performance in terms of input-referred noise, offset voltage, PSRR, and CMRR, making it well-suited for front-end detection in field instruments that require direct interfacing with measured media. Full article
Show Figures

Figure 1

12 pages, 2525 KB  
Article
A 55 V, 6.6 nV/√Hz Chopper Operational Amplifier with Dual Auto-Zero and Common-Mode Voltage Tracking
by Zhifeng Chen, Yuyan Zhang, Yaguang Yang and Chengying Chen
Eng 2025, 6(8), 192; https://doi.org/10.3390/eng6080192 - 6 Aug 2025
Viewed by 1461
Abstract
For high-voltage signal detection applications, an auto-zero and chopper operational amplifier (OPA) is proposed in this paper. With the auto-zero and chopper technique, the OPA adopts an eight-channel Ping-Pong mechanism to reduce the high-frequency ripple and glitch generated by chopper modulation. The main [...] Read more.
For high-voltage signal detection applications, an auto-zero and chopper operational amplifier (OPA) is proposed in this paper. With the auto-zero and chopper technique, the OPA adopts an eight-channel Ping-Pong mechanism to reduce the high-frequency ripple and glitch generated by chopper modulation. The main transconductor effectively suppresses low-frequency noise and offset by combining input coarse and output fine auto-zero. A common-mode voltage tracking circuit is presented to ensure constant gate-source and gate-substrate voltages of the chopper, which reduces the charge injection caused by threshold voltage drift of their transistors and improves output signal resolution. The OPA is implemented using CMOS 180 nm BCD process. The post-simulation results show that the unit gain bandwidth (UGB) is 2.5 MHz and common-mode rejection ratio (CMRR) is 137 dB when the power supply voltage is 5–55 V. The noise power spectral density (PSD) is 6.6 nV/√Hz, and the offset is about 47 µV. The overall circuit consumes current of 960 µA. Full article
(This article belongs to the Topic Advanced Integrated Circuit Design and Application)
Show Figures

Figure 1

11 pages, 2104 KB  
Article
High-Precision Interferometric Measurements of Gas Refractive Index Using Homodyne Detection
by Yanan Miao, Fang Xie, Wentao Feng, Yifeng Zhu, Xun Zhang and Fang Liu
Sensors 2025, 25(11), 3519; https://doi.org/10.3390/s25113519 - 3 Jun 2025
Viewed by 1560
Abstract
Balanced homodyne detection, which offers advantages that include low noise and strong anti-interference capabilities, is commonly used as a detection method in quantum metrology. In this article, we propose application of the balanced homodyne detection technique to the gas sensing and measurement field. [...] Read more.
Balanced homodyne detection, which offers advantages that include low noise and strong anti-interference capabilities, is commonly used as a detection method in quantum metrology. In this article, we propose application of the balanced homodyne detection technique to the gas sensing and measurement field. By constructing a Mach–Zehnder interferometer based on balanced homodyne detection, we realize high-precision measurement of the refractive index of air. The device exhibits interference efficiency of 99% and a common-mode rejection ratio of 40 dB, thus enabling dynamic monitoring of optical phase changes. Under conditions that include a stabilized temperature of 25 °C, atmospheric pressure of 100.08 kPa, and relative humidity of 30%, the refractive index of air was measured experimentally to be n=1.0002711 with a measured minimum standard deviation of 1×107. The proposed technique provides high measurement sensitivity and stability, and it also offers the advantage of noncontact measurement. Furthermore, the proposed scheme is applicable to both measurement and dynamic sensing of the refractive indices of gases, along with sensing and measurement of transparent liquids and biological samples. Full article
(This article belongs to the Special Issue Advanced Sensors for Gas Monitoring)
Show Figures

Figure 1

12 pages, 1414 KB  
Article
Enhancing CMRR in Fully Differential Amplifiers via Power Supply Bootstrapping
by Enrique M. Spinelli, Valentín A. Catacora, Federico N. Guerrero and Marcelo A. Haberman
Chips 2025, 4(2), 27; https://doi.org/10.3390/chips4020027 - 3 Jun 2025
Viewed by 2637
Abstract
Fully differential amplifier circuits are well suited for instrumentation front ends and signal-conditioning applications. They offer high common-mode rejection ratios (CMRRs) regardless of the passive component tolerances but remain sensitive to imbalances in active devices. By using power supply bootstrapping (PSB), the CMRRs [...] Read more.
Fully differential amplifier circuits are well suited for instrumentation front ends and signal-conditioning applications. They offer high common-mode rejection ratios (CMRRs) regardless of the passive component tolerances but remain sensitive to imbalances in active devices. By using power supply bootstrapping (PSB), the CMRRs of these circuits can be improved, where they become independent of mismatches in both passive and active components. This technique works by forcing the power supply nodes to follow the common-mode input voltage, which significantly enhances the CMRR. However, this approach introduces stability issues that must be addressed through dedicated compensation strategies without degrading the overall performance. In this work, the theoretical background, a design methodology, and experimental validation are presented. The proposed technique was applied to a fully differential amplifier built with general purpose operational amplifiers. Prior to the PSB, the amplifier exhibited a CMRR of 90 dB at 1 kHz. A straightforward application of PSB led to instability in the common-mode behavior; however, with the proposed compensation method, the amplifier achieved stable operation and an improved CMRR of 130 dB. Full article
(This article belongs to the Special Issue IC Design Techniques for Power/Energy-Constrained Applications)
Show Figures

Figure 1

35 pages, 1765 KB  
Review
The Next Frontier in Brain Monitoring: A Comprehensive Look at In-Ear EEG Electrodes and Their Applications
by Alexandra Stefania Mihai (Ungureanu), Oana Geman, Roxana Toderean, Lucas Miron and Sara SharghiLavan
Sensors 2025, 25(11), 3321; https://doi.org/10.3390/s25113321 - 25 May 2025
Cited by 8 | Viewed by 12567
Abstract
Electroencephalography (EEG) remains an essential method for monitoring brain activity, but the limitations of conventional systems due to the complexity of installation and lack of portability have led to the introduction and development of in-ear EEG technology. In-ear EEG is an emerging method [...] Read more.
Electroencephalography (EEG) remains an essential method for monitoring brain activity, but the limitations of conventional systems due to the complexity of installation and lack of portability have led to the introduction and development of in-ear EEG technology. In-ear EEG is an emerging method of recording electrical activity in the brain and is an innovative concept that offers multiple advantages both from the point of view of the device itself, which is easily portable, and from the user’s point of view, who is more comfortable with it, even in long-term use. One of the fundamental components of this type of device is the electrodes used to capture the EEG signal. This innovative method allows bioelectrical signals to be captured through electrodes integrated into an earpiece, offering significant advantages in terms of comfort, portability, and accessibility. Recent studies have demonstrated that in-ear EEG can record signals qualitatively comparable to scalp EEG, with an optimized signal-to-noise ratio and improved electrode stability. Furthermore, this review provides a comparative synthesis of performance parameters such as signal-to-noise ratio (SNR), common-mode rejection ratio (CMRR), signal amplitude, and comfort, highlighting the strengths and limitations of in-ear EEG systems relative to conventional scalp EEG. This study also introduces a visual model outlining the stages of technological development for in-ear EEG, from initial research to clinical and commercial deployment. Particular attention is given to current innovations in electrode materials and design strategies aimed at balancing biocompatibility, signal fidelity, and anatomical adaptability. This article analyzes the evolution of EEG in the ear, briefly presents the comparative aspects of EEG—EEG in the ear from the perspective of the electrodes used, highlighting the advantages and challenges of using this new technology. It also discusses aspects related to the electrodes used in EEG in the ear: types of electrodes used in EEG in the ear, improvement of contact impedance, and adaptability to the anatomical variability of the ear canal. A comparative analysis of electrode performance in terms of signal quality, long-term stability, and compatibility with use in daily life was also performed. The integration of intra-auricular EEG in wearable devices opens new perspectives for clinical applications, including sleep monitoring, epilepsy diagnosis, and brain–computer interfaces. This study highlights the challenges and prospects in the development of in-ear EEG electrodes, with a focus on integration into wearable devices and the use of biocompatible materials to improve durability and enhance user comfort. Despite its considerable potential, the widespread deployment of in-ear EEG faces challenges such as anatomical variability of the ear canal, optimization of ergonomics, and reduction in motion artifacts. Future research aims to improve device design for long-term monitoring, integrate advanced signal processing algorithms, and explore applications in neurorehabilitation and early diagnosis of neurodegenerative diseases. Full article
(This article belongs to the Special Issue Advanced Sensors in Brain–Computer Interfaces)
Show Figures

Figure 1

11 pages, 7128 KB  
Article
An On-Chip Balun Using Planar Spiral Inductors Based on Glass Wafer-Level IPD Technology
by Jiang Qian, Peng Wu, Haiyang Quan, Wei Wang, Yong Wang, Shanshan Sun and Jingchao Xia
Micromachines 2025, 16(4), 443; https://doi.org/10.3390/mi16040443 - 9 Apr 2025
Viewed by 3448
Abstract
As integrated electronic microsystems advance, their internal components demonstrate increasing miniaturization, higher-density integration, and, consequently, significantly enhanced performance. This paper presents an on-chip transformer balun. The balun has a combination of planar coupled inductors and filtering capacitors using integrated passive device (IPD) technology, [...] Read more.
As integrated electronic microsystems advance, their internal components demonstrate increasing miniaturization, higher-density integration, and, consequently, significantly enhanced performance. This paper presents an on-chip transformer balun. The balun has a combination of planar coupled inductors and filtering capacitors using integrated passive device (IPD) technology, giving it the advantages of a more compact circuit size and lower cost to achieve single-ended to differential function on glass substrates. Moreover, it can be integrated in systems by flip-chip. The die has a size of 1.81 mm × 1.36 mm with a −15 dB single-ended return loss bandwidth of 2.07 GHz to 4.30 GHz. Within this bandwidth, the maximum insertion loss is 2.56 dB, and the amplitude imbalance is less than 2.04 dB. The phase difference between the differential signals is 180 ± 14.02° and the common mode rejection ratio (CMRR) is above 19.08 dB. The balun has the potential of miniaturization for integration on package or through-glass interposers (TGIs). Full article
Show Figures

Figure 1

11 pages, 9499 KB  
Communication
A Complementary Metal-Oxide Semiconductor (CMOS) Analog Optoelectronic Receiver with Digital Slicers for Short-Range Light Detection and Ranging (LiDAR) Systems
by Yunji Song and Sung-Min Park
Micromachines 2025, 16(2), 215; https://doi.org/10.3390/mi16020215 - 13 Feb 2025
Viewed by 1479
Abstract
This paper introduces an analog differential optoelectronic receiver (ADOR) integrated with digital slicers for short-range LiDAR systems, consisting of a spatially modulated P+/N-well on-chip avalanche photodiode (APD), a cross-coupled differential transimpedance amplifier (CCD-TIA) with cross-coupled active loads, a continuous-time linear equalizer [...] Read more.
This paper introduces an analog differential optoelectronic receiver (ADOR) integrated with digital slicers for short-range LiDAR systems, consisting of a spatially modulated P+/N-well on-chip avalanche photodiode (APD), a cross-coupled differential transimpedance amplifier (CCD-TIA) with cross-coupled active loads, a continuous-time linear equalizer (CTLE), a limiting amplifier (LA), and dual digital slicers. A key feature is the integration of an additional on-chip dummy APD at the differential input node, which enables the proposed ADOR to outperform a traditional single-ended TIA in terms of common-mode noise rejection ratio. Also, the CCD-TIA utilizes cross-coupled PMOS-NMOS active loads not only to generate the symmetric output waveforms with maximized voltage swings, but also to provide wide bandwidth characteristics. The following CTLE extends the receiver bandwidth further, allowing the dual digital slicers to operate efficiently even at high sampling rates. The LA boosts the output amplitudes to suitable levels for the following slicers. Then, the inverter-based slicers with low power consumption and a small chip area produce digital outputs. The fabricated ADOR chip using a 180 nm CMOS process demonstrates a 20 dB dynamic range from 100 μApp to 1 mApp, 2 Gb/s data rate with a 490 fF APD capacitance, and 22.7 mW power consumption from a 1.8 V supply. Full article
Show Figures

Figure 1

Back to TopTop