Next Article in Journal / Special Issue
An Ultra-Low Energy Subthreshold SRAM Bitcell for Energy Constrained Biomedical Applications
Previous Article in Journal
A Practical Framework to Study Low-Power Scheduling Algorithms on Real-Time and Embedded Systems
Previous Article in Special Issue
Three-Dimensional Wafer Stacking Using Cu TSV Integrated with 45 nm High Performance SOI-CMOS Embedded DRAM Technology
 
 
Article

Article Versions Notes

J. Low Power Electron. Appl. 2014, 4(2), 110-118; https://doi.org/10.3390/jlpea4020110
Action Date Notes Link
article pdf uploaded. 23 May 2014 09:42 CEST Version of Record https://www.mdpi.com/2079-9268/4/2/110/pdf
article xml file uploaded 14 August 2014 12:06 CEST Original file https://www.mdpi.com/2079-9268/4/2/110/xml
article html file updated 14 August 2014 12:06 CEST Original file -
article html file updated 20 August 2015 08:00 CEST Update -
article html file updated 21 March 2019 17:30 CET Update -
article html file updated 7 May 2019 14:10 CEST Update -
article html file updated 6 February 2020 09:27 CET Update https://www.mdpi.com/2079-9268/4/2/110/html
Back to TopTop