Next Article in Journal
Analysis of Threshold Voltage Flexibility in Ultrathin-BOX SOI FinFETs
Previous Article in Journal
Three-Dimensional Wafer Stacking Using Cu TSV Integrated with 45 nm High Performance SOI-CMOS Embedded DRAM Technology
 
 
Article

Article Versions Notes

J. Low Power Electron. Appl. 2014, 4(2), 90-109; https://doi.org/10.3390/jlpea4020090
Action Date Notes Link
article pdf uploaded. 7 May 2014 10:42 CEST Version of Record https://www.mdpi.com/2079-9268/4/2/90/pdf
article html file updated 21 March 2019 16:41 CET Original file -
article html file updated 7 May 2019 14:52 CEST Update -
article html file updated 6 February 2020 09:05 CET Update https://www.mdpi.com/2079-9268/4/2/90/html
Back to TopTop