Next Article in Journal
Delay Insensitive Ternary CMOS Logic for Secure Hardware
Previous Article in Journal
Communication and Sensing Circuits on Cellulose
Previous Article in Special Issue
A Novel Low Power Bitcell Design Featuring Inherent SEU Prevention and Self Correction Capabilities
 
 
Article

Article Versions Notes

J. Low Power Electron. Appl. 2015, 5(3), 165-182; https://doi.org/10.3390/jlpea5030165
Action Date Notes Link
article pdf uploaded. 11 August 2015 15:09 CEST Version of Record https://www.mdpi.com/2079-9268/5/3/165/pdf
article html file updated 26 March 2019 08:29 CET Original file -
article html file updated 6 May 2019 13:48 CEST Update -
article html file updated 6 February 2020 21:38 CET Update https://www.mdpi.com/2079-9268/5/3/165/html
Back to TopTop