Next Article in Journal
Characterization of an ISFET with Built-in Calibration Registers through Segmented Eight-Bit Binary Search in Three-Point Algorithm Using FPGA
Previous Article in Journal
Starting Framework for Analog Numerical Analysis for Energy-Efficient Computing
Previous Article in Special Issue
Architectural Techniques for Improving the Power Consumption of NoC-Based CMPs: A Case Study of Cache and Network Layer
 
 
Editorial

Article Versions Notes

J. Low Power Electron. Appl. 2017, 7(3), 18; https://doi.org/10.3390/jlpea7030018
Action Date Notes Link
article pdf uploaded. 29 June 2017 12:50 CEST Version of Record https://www.mdpi.com/2079-9268/7/3/18/pdf
article xml uploaded. 29 June 2017 12:50 CEST Original file https://www.mdpi.com/2079-9268/7/3/18/xml
article html file updated 29 June 2017 12:55 CEST Original file -
article html file updated 3 May 2019 15:15 CEST Update -
article html file updated 8 February 2020 09:27 CET Update https://www.mdpi.com/2079-9268/7/3/18/html
Back to TopTop