Next Article in Journal
High Electron Confinement under High Electric Field in RF GaN-on-Silicon HEMTs
Next Article in Special Issue
Graphene and Two-Dimensional Materials for Optoelectronic Applications
Previous Article in Journal
FPGA-Based Real-Time Motion Detection for Automated Video Surveillance Systems
Previous Article in Special Issue
Simulation of 50-nm Gate Graphene Nanoribbon Transistors
 
 
Font Type:
Arial Georgia Verdana
Font Size:
Aa Aa Aa
Line Spacing:
Column Width:
Background:
Article

Effect of Edge Roughness on Static Characteristics of Graphene Nanoribbon Field Effect Transistor

by
Yaser M. Banadaki
1,2 and
Ashok Srivastava
1,*
1
Division of Electrical and Computer Engineering, Louisiana State University, Baton Rouge, LA 70803, USA
2
College of Engineering, Southern University, Baton Rouge, LA 80813, USA
*
Author to whom correspondence should be addressed.
Electronics 2016, 5(1), 11; https://doi.org/10.3390/electronics5010011
Submission received: 13 September 2015 / Revised: 8 March 2016 / Accepted: 14 March 2016 / Published: 18 March 2016
(This article belongs to the Special Issue Two-Dimensional Electronics - Prospects and Challenges)

Abstract

:
In this paper, we present a physics-based analytical model of GNR FET, which allows for the evaluation of GNR FET performance including the effects of line-edge roughness as its practical specific non-ideality. The line-edge roughness is modeled in edge-enhanced band-to-band-tunneling and localization regimes, and then verified for various roughness amplitudes. Corresponding to these two regimes, the off-current is initially increased, then decreased; while, on the other hand, the on-current is continuously decreased by increasing the roughness amplitude.

Graphical Abstract

1. Introduction

The exponential trend in scaling MOSFET has satisfied Moore’s law for decades, leading to denser chips with more functionality, a lower price per chip, faster switching and lower power consumption. However, the International Technology Roadmap for Semiconductors (ITRS) [1] has predicted the demise of silicon-CMOS technology due to the fundamental limits of CMOS FETs, and has put forward alternate channel materials to silicon such as carbon nanotubes and newly discovered graphene [2]. Graphene is one atomic layer of carbon sheet in a honeycomb lattice, which can outperform state-of-the-art silicon in many applications [2,3] due to its excellent electronic properties. The carrier transport in graphene is similar to the transport of massless particles since 2D electron gas in graphene [4] provides both high carrier velocity and high carrier concentration, resulting in large carrier mobility and, consequently, faster switching capability [5]. Despite the fascinating properties of graphene, it is a semimetal with an overlapping zero bandgap and is not satisfactory for digital applications [6]. The quantum confinement of graphene sheet in the form of one-dimensional (1D) strips with a very narrow width known as graphene nanoribbon (GNR) provides the energy gap of several hundred meV required for FET operations in digital applications [7,8]. As the fabrication technology of GNR FETs in this structure is still in an early stage, performance evaluation of futuristic graphene-based circuits requires a SPICE-compatible model. The state-of-the-art patterning technique is far from achieving atomic-scale precision, and GNRs with perfect smooth edges cannot be fabricated; such that, line-edge roughness may play an important role in the production of narrow GNRs for channel material of GNR FETs. The edge roughness enhances the edge scattering and generates edge states in the bandgap, which can significantly enhance the leakage current and reduce the drive current. Thus, modeling edge roughness is very useful to examine the effect of process variation on circuit performance of GNR FET. The dispersion of the electrical characteristics due to random edge defects in realistic nanoribbons can be precisely evaluated by statistical analysis at the device-level, based on the atomistic quantum transport simulations of large ensembles of randomly-generated GNRs [9]. However, the device-level analysis requires extensive computational time; therefore, the same statistical approach cannot be used for circuit-level simulations.
The ideal smooth-edge GNR FETs give an estimation of the upper bound performance, however, the line-edge roughness needs to be considered for practical GNR FETs which deteriorate their performance. A semi-analytical model for GNR FET with perfectly smooth edges was developed in [10], which involved numerical integrations; thereby, it cannot be used for circuit simulation. In [11], a circuit model was implemented based on lookup table techniques to use the results of device-level quantum transport simulations for circuit simulations. However, with a single change in a design parameter, the intensive device-level simulations need to be repeated to rebuild the model accordingly, which makes it inappropriate for evaluating the optimized design parameters of GNR FET circuits. A SPICE-compatible model of GNR FET including the edge roughness is presented in [12]. In this model, the effect of rough edges on the increasing leakage current of GNR (N,0) is considered by effective bandgap due to the bandgap of GNR (N-1,0), while the real GNRs with rough edges are composed of all neighboring GNRs. Also, the effect of rough edges on decreasing on-current was modeled by a fitting equation regardless of the physical scattering mechanisms in a GNR channel. In addition, this model cannot capture the effect of large line-edge roughness on localization of carriers, which tends to reduce both off- and on-currents of GNR FETs. It has been shown both experimentally [13] and theoretically [14] that strong localization can appear in single layer GNRs for high line-edge roughness.
In this work, we develop a physics-based analytical model for circuit simulation of GNR FETs. The band-to-band-tunneling (BTBT) from drain to channel regions can be important for small bandgap GNRs, which has been modeled by a current source in parallel with another current source for the thermionic current. The line-edge roughness in GNRs is modeled using an exponential autocorrelation function. The model incorporates the effect of edge states on the initial increase of BTBT and high edge scattering of carriers in a localization regime. The device-level simulation is performed to evaluate the static performance of GNR FETs in edge-enhanced BTBT and localization regimes. The results of our analytical model are verified by numerical results from accurate quantum transport simulations based on non-equilibrium Green function (NEGF) formalism. The organization of this paper is as follows: In Section 2, we describe the structure of GNR FETs in all-graphene architecture; Section 3 presents the model equations and equivalent circuit model of GNR FET for the circuit simulation in SPICE. Model validation is described in Section 4 and Section 5; finally, the last section draws summarizing conclusions.

2. GNR FET Structure

Figure 1 shows the 3D view of a GNR FET, where the ribbon of the armchair chirality GNR is the channel material in a MOSFET-like structure. This structure is expected to demonstrate a higher ION/IOFF ratio, outperforming the GNR FET with Schottky barriers in logic applications [15]. The intrinsic GNR channel (LCH) has the same length underneath as the gate contact (LG), while its width (WG) is extended equally from each side of the GNR channel. The width of the intrinsic GNR is W G N R = ( N + 1 ) 3 a c c / 2 , where a c c is the carbon-carbon bonding length and N is the number of dimer lines for the armchair GNR (N,0). The symmetric regions of the GNR channel between the gate and contacts with the length of L R E S are doped with the n-type dopants concentration of f d o p per carbon atom as the source and drain reservoirs. The metallic source and drain electrodes are omitted in the model as the two doped regions of GNRs can be directly connected to the GNR interconnect in all-graphene architecture [16], avoiding the series resistance of metal-to-graphene contacts. Aluminum nitride (AlN) insulator layers with a relative dielectric permittivity of κ = 9 are assumed. The large-scale and cost-effective production of thin AlN dielectric layers with good reproducibility and uniformity [17,18] can result in small equivalent oxide thickness (EOT) while reducing phonon scattering in epitaxial graphene, enabling near ballistic carrier transport in a short channel GNR FET [19].

3. GNR FET Model

Figure 2a shows the energy band diagram and the corresponding components in the equivalent circuit model of the GNR FET. The model contains four capacitors, CG,CH, CS,CH, CB,CH, CD,CH, to account for the electrostatic coupling of the channel to the potentials at gate, source, substrate and drain electrodes, respectively. Two current sources model the thermal current flowing through the channel and band-to-band-tunneling (BTBT) current from drain to channel regions. These current sources account for the DC behavior while a voltage-controlled voltage source (VCH) in the model accounts for the charging and discharging the GNR channel, thereby the transient AC behavior of GNR FETs.

3.1. Computing GNR Subbands

The minimum energy ( E b ) and effective mass ( m b * ) of subbands for different armchair GNRs need to be obtained for transport equations. Tight-binding (TB) calculation can be employed based on the nearest neighbor orthogonal pz orbitals as basis functions equal to the number of atoms in a desired unit cell in the transverse direction [20]. The nearest neighbor hopping energy for the atoms not located at the edge is t = −2.7 eV, while it is assumed 1.12 t for the pairs of carbon atoms along the edges of the GNR, to take into account the edge bond relaxation due to the lattice termination and occupation of hydrogen atoms at the edges [21]. Further detail about the TB calculation and the effective mass extraction using non-parabolic effective mass model can be followed in [22].
The bandgap is increased by decreasing the GNR width due to the quantum confinement of carriers in one dimension while it increases the effective mass due to the degradation of the band linearity near the Dirac point. For narrow armchair GNRs, removing or adding one edge atom along the nanoribbon can significantly change the bandgap energy and effective mass of armchair GNRs. Two thirds of armchair GNRs, GNR (3p+1,0) and GNR (3p,0) have proper bandgaps, large enough for replacing silicon as a channel material. The third subclass, GNR (3p+2,0), has a very small bandgap. Although, the bandgap of GNR (3p+1,0) is slightly larger than GNR (3p,0), both GNR families follow the same trends of decreasing bandgaps by increasing the GNR widths. Thus, we have omitted one semiconducting family in our studies to prevent the confusion resulted from chirality dependence of bandgap. Also, we have omitted the incorporation of upper subbands in the model as the first three subbands can accurately describe the carrier transport of GNR FETs, considering the bias voltages and the position of minimum conduction subbands in energy.

3.2. Finding Channel Surface Potential

The key parameter for evaluating GNR FET current is to find the variation of channel surface potential ( Ψ c h ) in response to the variation of gate and source/drain voltages. For a channel material with infinite density of states (DOS), the channel potential can be obtained by geometrical transient capacitance network, such that the channel potential is dominantly controlled by the voltage bias at electrodes, especially gate voltage for long channel devices. For a semiconducting channel with a finite DOS, the channel surface potential changes with the gate bias at a rate Δ Ψ c h / Δ V G < 1 . This promotes the device operation close to quantum capacitance limit (QCL) [23]. GNR has very small DOS due to the atomically thin channel in vertical direction and quantum mechanical confinement in the transverse direction. Thus, evaluating the channel surface potential is very important, which can be modeled using the charge conservation equations by series implementation of two voltage-controlled current sources in SPICE simulation as shown in Figure 2b [24]. This forces the two currents to be equal in magnitude. In other words, the charge induced by the capacitances networks connected to the contacts (QCAP) has to be equal to the charge capacity of the GNR channel limited by its DOS. This implementation results in the automatic calculation of the channel voltage (VCH) and the corresponding channel surface potential ( Ψ c h ).

3.2.1. Computing Channel Charge

In n-type GNR FETs, the hole concentration in the channel is suppressed due to the n-doped drain and source reservoirs, thereby, the electron density of bth subband in GNR channel ( n b ) can be obtained considering DOS of GNR ( D b ( E ) ) from the carrier density relationship as follows [10]:
n b = 0 f ( E ) D b ( E ) d E
D b ( E ) = 2 ( E b + E ) π m b * E b E ( E + 2 E b )
where is the reduced Planck constant and f ( E ) is the Fermi-Dirac distribution function. In order to solve the integral in Equation (1) and obtain an analytical equation, the Fermi-Dirac distribution function can be approximated by Boltzmann distribution f ( E ) = exp ( ( E F E ) / k T ) when the Fermi level is more than 3 kT away from the subband energy [10]. As the bandgap of GNRs can be very small, the assumption is inaccurate in many bias conditions of the GNR FETs. In order to accurately evaluate the electron density in GNRs, f ( E ) needs to be approximated depending on the relative location of Fermi levels at the terminals to conduction band energy ( E F C b = E F , i E C b ). Equation (3) provides a smooth transition between two approximations: (1) exponential carrier concentration ( n b exp ) when the Fermi level is near the conduction band (high DOS, E F C 0 ); and (2) step carrier concentration ( n b s t e p ) when the Fermi level is 3 kT away from the subband energy ( E F C > 3 KT ) [12].
n b ( E F C ) = w × n b exp ( E F C b ) + ( 1 w ) × n b s t e p ( E F C b )
n b exp ( E F C ) = m b * α 3 ( 1 + 2 E b / α ) 2 π E b exp ( E F C / α )
n b s t e p ( E F C ) = ( 2 m b * / π ) × max ( ( E F C ( E F C + 2 E b ) / E b ) , 0 )
where w = 1 / [ 1 + exp ( 3 ( E F C kT ) / kT ) ] is the relative weight of the two approximations and α = 3 kT / ln [ f ( E F C ) × ( 1 + exp ( ( 3 kT E F C ) / kT ) ) ] . Thus, the total electron density in the GNR channel can be obtained by summation over the carrier density of subbands as follows:
Q G N R n = q L C H 2 b [ n b ( E ( E F S E C b ) ) + n b ( E ( E F D E C b ) ) ) ]
where q is an electron charge; E C b = E b Ψ c h is the conduction band energy; E F S = E F q V S and E F D = E F q V D are the Fermi levels corresponding to the voltages at source and drain electrodes, respectively. The equilibrium Fermi level of doped reservoirs ( E F ) sets both E F S and E F D above the conduction band of source and drain regions. We only consider n-type GNR FET throughout this paper, though similar analysis can be applied to p-type GNR FET. In the same scenario, the energy difference between the valence band and the Fermi-level at the terminals, E V F b = E V b E F , i and the polarity of the terminal voltage needs only to be changed due to the symmetry of the conduction and valence subbands in GNRs.

3.2.2. Computing Transient Capacitance Charge

The induced charge by capacitance network can be calculated as follows [25]:
Q C A P n = i = G , B C i , C H × ( V i V F B , i q Ψ c h )
where VFB is the flat-band voltage due to the work function difference between metal and graphene. The geometrical capacitances, C G , C H and C B , C H model the electrostatic coupling between the GNR channel and two electrodes of the gate and the substrate. As the gate width is larger than the GNR width and the oxide thickness, these capacitances can be modeled by the analytical equation of micro-strip lines as follows [26]:
C i , C H = β L G 5.55 × 10 11 ε r    ln [ 5.98 t o x / ( 0.8 W G N R + t G N R ) ]
where t G N R 0 is the GNR thickness, t o x is the dielectric thickness, and β = ( 1 + 1.5 t o x / W G ) 1 is a correction term for a case when the gate width is not much larger than the oxide thickness [27].

3.3. Current Modeling

Given the surface potential ( Ψ c h ), both the DC and AC behaviors of GNR FETs can be incorporated in the current calculation. Figure 3a shows the energy position resolved local density of states (LDOS) of a typical GNR FET, which is numerically simulated by NEGF formalism [22]. The bandgap with quite low local density of states, potential barrier of the channel together with the source and drain regions, can be easily identified. The quantum interference pattern due to incident and reflected electron waves in the generated quantum well in the valence band of the channel is also apparent. As can be seen from the LDOS of GNR FET, the carrier transport can be associated with three mechanisms: (1) thermionic current (IT) for electrons with energies above the channel potential barrier; (2) direct source-to-drain tunneling current through channel potential barrier and (3) band-to-band tunneling, (IBTBT) between hole states in the source and electron states in the drain. While the study on the direct source-to-drain tunneling [28] shows that its contribution in leakage current can be dominant well below 10 nm channel length, the band-to-band tunneling can be comparable to thermionic current at subthreshold regions of GNR FETs, depending on the bias condition and the bandgap of GNR channel. We will show that incorporating the two mechanisms of the thermionic current and the band-to-band tunneling current using two current sources in the equivalent model of GNR FET can result in sufficiently accurate I-V characteristics of GNR FET for the channel length larger than 10 nm.

3.3.1. Computing Thermionic Current

The thermionic current can be computed using the Landauer-Buttiker formalism [29], in which the probability of the electrons being injected onto the conduction band from the source side is subtracted from the probability of the electrons being injected onto the conduction band from the drain side as follows:
I T = 2 q h b    0 T ( E ) [ f ( E ( E F S E C b ) ) f ( E ( E F D E C b ) ) ] d E
where h is Planck constant. The integral in the above expression can be evaluated analytically considering the Fermi-Dirac integral of order 0, which results in the current at the ballistic limits as follows:
I T = 2 q h k B T b [ ln ( 1 + exp ( ( E F S E C b ) / k T ) ) ln ( 1 + exp ( ( E F D E C b ) / k T ) ) ]

3.3.2. Evaluating Band-to-Band-Tunneling Current and Charge

While the thermionic current strongly dominates the carriers transport at very high drain voltages, the band-to-band-tunneling (BTBT) can be comparable to the thermionic current in subthreshold region (small VGS) and sufficiently high VDS as shown in Figure 3b. As the wider GNRs can have very small bandgaps and high effective masses, the BTBT can significantly increase leakage current of GNR FETs. Band-to-band-tunneling occurs when the confined states in the valence band of the channel align with the occupied states in the drain. This can happen when the conduction band at the drain side is below the valance band at channel side ( V C H , D > 2 E b ) and empty states were sufficiently available at the drain side for the electrons that tunnel from the channel region. Assuming ballistic transport for the tunneling process, the BTBT current can be approximated by the maximum possible tunneling current integrating from the conduction band at the drain side up to the valance band at the source side times the BTBT tunneling probability as follows [24]:
I B T B T = 2 q h k B T b [ T B T B T ln ( 1 + exp ( ( q V C H , D E b E F ) / k B T ) 1 + exp ( ( E b E F ) / k B T ) ) × max ( q V C H , D 2 E b , 0 ) q V C H , D 2 E b ]
where E F is the Fermi level of the doped regions at the drain side of GNR FET. T B T B T is the Wentzel–Kramers–Brillouin-like transmission coefficient that can be calculated following the work of Kane [30] as follows:
T B T B T π 2 9 exp ( π m b * ( 1 / 2 ) ( η b 2 E b ) 3 / 2 2 3 / 2 q F )
In Equation (12), F = ( V C H , D + ( E F Ψ c h ) / q ) / l r e l a x is the electrical field triggering the tunneling process through the junction at the drain side of the GNR channel when the potential across the drain-channel junction is V C H , D . η b models the bandgap narrowing effect under a high electrical field [31], which is set to 0.5 corresponding to that of carbon nanotube in [24]. Basically, a graphene nanoribbon channel is an unfolded lattice structure of carbon nanotube with the same one-dimensional channel. As such, it is an appropriate assumption that both have the same bandgap narrowing effects under a high electrical field. l r e l a x is the relaxation length of potential drop, which has been extracted with the procedure explained in Section 3.5.
Although the thermionic emission of holes into the channel is negligible for n-type GNR FET, the band-to-band-tunneling significantly increases the accumulation of holes in the channel, especially at a high VDS. As such, both the charges of the GNR channel (Equation (6)) and the charge induced by the capacitance network (Equation (7)) need to be corrected corresponding to the tunneling coefficient ( T r ) as follows:
Q G N R = Q G N R n + T r . p b ( E V b E F D )
Q C A P = Q C A P n + T r . β . C i , C H × ( ( E V b E F D ) / q )
T r = 1 [ 1 + exp ( q V C H , D η b E b E F δ ) ] 1
where E V b = E b Ψ c h is the valence band energy and β = l r e l a x / L C H . δ is a fitting parameter, which controls how fast T r increases by increasing the band bending between the channel and drain, corresponding to the value of V C H , D . The transient capacitance network in Figure 2b can be computed by introducing the intrinsic capacitors as the derivatives of the channel charge with respect to drain and source voltages, C S , C H = Q G N R / V S and C D , C H = Q G N R / V D , which can be implemented in SPICE by voltage-controlled capacitors.

3.4. Non-Ballistic Transport

The experimental results show that the carrier mobility in graphene can be as high as 200,000 cm2/Vs [32]. However, different scattering mechanisms due to the intrinsic acoustic phonons (AP) and optical phonons (OP) of graphene [33], the interaction of carriers with optical phonons of the substrate [34] and the line-edge roughness (LER) in narrow GNRs [35] can limit its mobility to orders of magnitude lower values. While the transmission coefficient of the carriers can be assumed to be at unity for developing the compact model based on ballistic assumptions [25], these scattering mechanisms must be incorporated in the model as they have been shown to play an important role in the performance of GNR FETs [36]. The transmission of carriers is decreased by scattering in the channel, which can cause a carrier to return to the source region under a low drain bias. The back-scattering of carriers to the source continues under a high drain bias within an approximate critical length of l = ( ω o p / q V D ) L C H near the source end of the channel while the scattered carriers in the channel will be absorbed by the drain beyond this critical distance without having a direct effect on the source-drain current [36]. In the absence of scattering mechanisms, the carrier transport is in the ballistic regime and the conductance is independent of the device length. However, carrier scattering in the channel results in the diffusive transport of carriers, thereby making the conductance inversely proportional to the channel length. The channel transmission coefficient provides a simple way to describe the device in the presence of scattering mechanisms [37] as follows:
T = { λ e f f / ( λ e f f + L C H )    i f    q V D < ω o p λ e f f ( λ e f f + ( ω o p / q V D ) L C H )    i f    q V D > ω o p
where L C H ( = L G ) is the channel length and ω o p 0.18  eV [38] is the OP energy and λ e f f is the effective mean free path (MFP) of GNR, which can be obtained using Mattheissen’s rule as follows [39],
1 λ e f f = 1 λ s u b + 1 λ a c + 1 λ L E R
where λ s u b is the substrate-limited MFP which is reported close to 100  nm and 300  nm for the GNR on top of SiO2 and h-BN dielectrics [39], respectively. λ a c is the acoustic phonons-limited MFP [34] as follows:
λ a p = h 2 ρ s v s 2 v f 2 W G N R π 2 D A 2 k B T
where v s = 2.1 × 10 4   m / s is the sound velocity in graphene, D A = 17 ± 1  eV is the acoustic deformation potential, and ρ s = 6.5 × 10 7 kg / m 2 is the 2D mass density of graphene. λ L E R is the line-edge roughness (LER) scattering-limited MFP which can be as small as a few tens of nanometers [40], which can exhibit the dominant scattering mechanism in narrow GNRs as it has been predicted in both experimental data [35] and theoretical studies [41,42]. The edge disorder has been analytically modeled by Anderson distribution in [43] assuming that atoms at the edges are randomly removed with uniform probability, such that the correlation between edge disorders has been neglected. As line-edge roughness is a statistical phenomenon, a more realistic model needs an autocorrelation function as have been already used for modeling Si/SiO2 interface roughness [44] and the line-edge roughness in GNRs [45,46]. In this paper, we consider an exponential spatial autocorrelation function as follows:
R ( x ) = Δ W 2 exp ( | x | Δ L )
where Δ W is the root mean square of the width fluctuation amplitude or roughness amplitude and Δ L is the roughness correlation. Increasing Δ W or decreasing Δ L initially makes the carrier transport more diffusive. The line-edge roughness causes fluctuations in the edge potential and bandgap modulation due to the localized edge states as shown in Figure 4a. The decrease in the conductivity of narrow GNRs as a result of line-edge roughness can be incorporated by introducing the effective bandgap in the transport calculation corresponding to the LER scattering-limited MFP as follows [46]:
1 λ L E R = b 1 λ b L E R = b 1 A { ( E E b ) + B ( E E b ) 2 }
Δ E g = 2 ( 2 k B T L C H A B ) 1 / 3
A = ( W G N R Δ W ) 2 2 8 m b * Δ L E b 2      ,    B = 8 m b * Δ L 2 2
Using Equation (21), the effective subband energy of GNR (N,0), E b , e f f N can be modeled as follows:
E b , e f f N = E b N + γ ( Δ E g / 2 ) ( E b N / E 1 N )
where γ is a fitting parameter, which weights the increase in the subbands energy corresponding to the calculated effective bandgap due to LER scattering mechanism. While the increase in subbands’ energy of GNRs in Equation (23) can model the decrease in carrier transport, the line-edge roughness can also contribute to the formation of some localized states in the band gap, which enhances the band-to-band-tunneling of carriers, leading to the initial increase in off-current of GNR FETs at small roughness amplitudes [47]. As GNR channel has a large number of carbon rings and is long enough to provide sufficient averaging, the increase in BTBT current of GNR (N,0) due to the variation in its width can be analytically modeled by summation over the BTBT of its neighbor GNRs (conceptual example of N = 9, 10 and 11 is shown in Figure 4b) as follows:
I B T B T , r o u g h N = I B T B T N + α r i = 1 m [ ( I B T B T N i + I B T B T N + i ) ( Δ W W G N R i N 1 ) 1 ] i = 1 m [ Δ W W G N R i N 1 ] 1 exp ( ( ( Δ W W G N R Δ W c W G N R ) / β r ) 2 + N 2 )
where α r and β r are fitting parameters, which model the dominant effects between carriers localization and carriers tunneling corresponding to the amount of roughness amplitude. Equation (24) models the increase in BTBT due to the edge states in the bandgap by summing and normalizing the neighboring GNRs. The integer m has the value of the ratio Δ W / 3 a c c . ΔWc = 0.04 is the critical width fluctuation amplitude. The BTBT through edge states in the bandgap leads to the increase in net transport of carriers from source to drain; consequently, the increase in the conduction of GNR FET for ΔWc > ΔW. By increasing the roughness amplitude larger than ΔWc, however, the tunneling of carriers occurs mostly between the localized states without a net transport of carriers from source to drain regions. The exponential decrease in device conductivity in the localization regime has been modeled with both the increase in the subband energies in Equation (23) and in the exponential term in Equation (24).

3.5. Extracting Fitting Parameters

The fitting parameters in our developed GNR FET model have been extracted by matching its transfer characteristics with numerical data in regards to the following procedure:
(1)
Obtain the numerical data from NEGF simulation for bias conditions and the device geometries related to BTBT phenomena.
(2)
Obtain the analytical results using the developed model for the same bias conditions and device geometries for a given fitting parameter.
(3)
Change a fitting parameter according to its broad range to determine the best value in which the root mean square error (RMSE) between the numerical and analytical data is minimized.
The above procedure is relatively quick since numerical data, which can be computationally intensive, needs to be calculated only once for a device setting. Then, the analytical model provides prompt results that need to be repeated to search for the best value of the fitting parameters. In addition, all the fitting parameters in this work are used for modeling BTBT from drain to channel with only dominant effects on the total current of FET structure for narrow-bandgap GNRs and under bias conditions of high VDS and low VGS (see Figure 3b). As such, the fitting procedure can be limited to those bias conditions (subthreshold region) and wider GNR channels, which corresponds to higher RMSE between numerical and analytical results.
The dependence of fitting parameters on the GNR width can be eliminated by including another fitting dimension for semiconducting GNR chiralities such as GNR(N,0) shown in Figure 5. The figure shows an example of a two-dimensional fitting procedure, in which all the analytical results versus gate voltage and GNR widths are repeated for different values of a fitting parameter, e.g., δ , approaching the best fit with smallest average RMSE in two dimensions.
The fitting procedure is repeated until the RMSE reaches ±10% and ±20% of the numerical data for fitting parameters related to ideal GNRs and non-ideal GNRs, respectively. The maximum error values are our assigned acceptable errors for obtaining general fitting parameters independent of device dimensions, which correspond to the GNR FETs with 16 nm channel length of GNR(24,0) at VDS = 0.8 V and VGS = 0.05 (significant BTBT phenomena). Two fitting parameters, lrelax and δ in Equation (15) are associated with ballistic transport in ideal GNRs while γ, α r and β r in Equations (23) and (24) are related to the non-ballistic transport modeling of carriers in rough-edge GNRs. Table 1 shows the searching ranges and obtained values of fitting parameters, as well as the maximum errors with regard to the numerical data. For example, by altering lrelax in a range from 10 nm to 100 nm, the analytical results match the numerical data in the subthreshold region within the acceptable RMSE at lrelax = 40 nm. A similar method was used to obtain lrelax of Stanford CNT FET model [24]. As the fitting parameters in our GNR FET model only need to be obtained just once and their values are valid for all the device geometries and line-edge roughness in this study, as indicated in Table 2.

4. Model Validation

The dimension and bias conditions of most experimental works are much larger than the target ranges of GNR FET for emerging technology. For example, the GNR width (WGNR) and gate voltage, (VG) are mostly studied in the range of 10–150 nm and 10–50 V, respectively [48,49,50]. Therefore, we have validated the accuracy of our developed analytical model against the device-level atomistic numerical simulation based on NEGF formalism as described for ideal GNR FET in [22] and for GNR FET with line-edge roughness in [46]. Figure 6a,b shows the IDS–VGS characteristic of GNR FETs with three different GNR indices of N = 6, 12 and 18 for drain voltages of 0.1 V and 0.5 V, respectively. It is shown that our analytical model agrees well with numerical simulations. The device dimensions in the simulation are, LG = 16 nm, WG = 2 nm and t o x = 1  nm . For the comparison with device-level simulation, the Fermi level due to the work function difference between metallic gate and graphene is set to EF = 0, while its nominal value is kept equal to EF = 0.4 eV for the other simulations. It can be observed that increasing GNR width or drain voltage leads to the increase in off-current as both can provide more subbands to incorporate in BTBT of carriers from drain to channel. Figure 6c shows the IDSVDS characteristics of GNR FET at different gate voltages, demonstrating that the results of the analytical model in this work are in correlation with those of numerical simulations.
Figure 6d shows the effect of line-edge roughness on the off-state and on-state currents of GNR FET with the channel of GNR (15,0). It can be seen that the analytical model agrees very well with the numerical simulations, which can be obtained at the expense of long computational time by statistical averaging many GNR samples with the same roughness parameters [14]. Furthermore, the GNR FET with perfectly smooth edges can have more than three orders of magnitude difference between on- and off-currents. The off-current increases by increasing the roughness amplitude, as the formation of some localized states in the band gap significantly increases the band-to-band-tunneling (BTBT) of carriers. Conversely, the on-current decreases by increasing the roughness amplitude due to the increase in carrier scattering associated with line-edge roughness (LER). By increasing the line-edge roughness, the carrier transport becomes more diffusive and the trend continues up to the critical roughness amplitude (ΔWc). For LER amplitude larger than ΔWc, the BTBT of carriers through localized edge states is dominated by the localization of carriers in those states; while, the back-scattering of carriers occur due to the localized potential barriers of edge disorders. The critical roughness amplitude corresponds with the maximum off-current and the minimum value of ION/IOFF ratio. By increasing the roughness amplitude, the off-current is decreased as the carriers transport takes place by tunneling between localized edge states, leading to the reduction in the effective net transport of carriers from drain to channel. It is worth mentioning that the uniform edge roughness has been assumed in some works [51,52] by defining roughness percentage, p, which neglects the correlation between edge disorders. This assumption underestimates the effect of line-edge roughness; thereby, only the initial increase in off-current due to BTBT phenomena has been exhibited while larger line-edge roughness reduces off-current similar to on-state current.
Figure 7 shows the IDSVGS characteristic of three GNR FETs with the channels of GNR (9,0), GNR (15,0) and GNR (24,0) at VDS = 0.25 V for various LER amplitudes and constant roughness correlation of ΔL = 10 nm. It can be seen that the narrower ribbon, i.e., GNR (9,0), has lower off-current than GNR (15,0) and GNR (24,0) for all LER amplitudes. At VDS = 0.25 V, the BTBT of GNR FET with larger bandgap, i.e., GNR (9,0), is very small, thus the edge states introduced in the bandgap by increasing LER amplitude cannot lead to a significant increase in off-state current (VGS = 0). This increasing LER amplitude only increases the scattering of carriers, consequently, reducing the currents. For GNR(24,0), however, the bandgap is small and the BTBT can be significant at VDS = 0.25 V, thus the off-current initially increases by increasing the roughness amplitude up to the critical roughness amplitude (∆Wc = 0.04), then decreases at larger roughness amplitude due to the back-scattering of carriers from localized edge states. However, the edge roughness continuously increases the scattering of thermionic carriers at on-state; thereby the reduction of on-current is continuous, correspondingly. Both increasing off-current and decreasing on-current can deteriorate the device performance at a critical roughness amplitude. For large LER amplitude, however, the main source of performance degradation is the significant decrease in on-current of GNR FET. The same effect of roughness amplitude can be observed in narrower GNRs (larger bandgaps) and at higher VDS.
Figure 8 shows the off-current, on-current and ION/IOFF ratio as a function of GNR width (Semiconducting GNR index N = 3p, where p is an integer). It can be seen that both on- and off-currents of ideal GNR FETs increases by widening GNR width, as larger numbers of subbands can contribute to carrier transport by decreasing bandgap at a given supply voltage. The ION/IOFF ratio is increased by decreasing the GNR width, as the leakage current associated with BTBT phenomena is significantly decreased by increasing the bandgap. At the scaled supply voltage (VDD = 0.5 V), GNR(6,0) with larger bandgap is not fully at the on-state resulting in smaller ION /IOFF ratio. GNR FETs demonstrate larger off-current at the critical LER amplitude of ∆W/WGNR = 0.04 due to the maximum number of BTBT from drain to channel occurring through the generated edge states in the bandgap. While IOFF is larger and ION is smaller than ideal narrow GNR FETs due to the decrease in carrier scattering at on-state, which leads to significant deterioration of the ION/IOFF ratio for ∆W/WGNR = 0.04. Larger line-edge roughness amplitudes, e.g., ∆W/WGNR = 0.1, can set the carrier transport in localization regime such that both off- and on- currents are reduced resulting from the decrease in the MFP of edge scattering and the increase in the back-scattering of carriers occurred by a larger number of localized edge states.

5. Validation of Single-Particle Calculations

It has been shown both experimentally [13,53] and theoretically [14] that strong localization can appear in a single-layer GNR for large line-edge roughness, known as Anderson-type localization [54]. Edge-disorder increases the number of localized carriers and their corresponding density of states at the edges, which blocks the conductive paths of carrier transport through the graphene nanoribbon. This can potentially increase the importance of electron–electron interaction for carrier transport, such that the validity of single-particle calculations for this problem needs to be justified. The effects of electron–electron interactions on carrier transport need to be investigated using numerical simulations, then the corresponding results can be incorporated in the analytical calculations. Many samples need to be created with given roughness parameters and each has to be simulated by a self-consistent iteration algorithm between the carrier transport problem using the non-equilibrium Green’s function formalism and the electrostatic problem using the Poisson equation. Incorporating the electron–electron interaction in the problem will add another iteration algorithm between the Green’s function and the electron-electron self-energy [55]. From the obtained numerical data and using equation: < T ( E ) > = M ( E ) / ( 1 + L C H / λ ( E ) ) , where M ( E ) is the number of active conduction channels and < T ( E ) > is the average transmission probability, the mean free path of the carriers can be extracted to investigate the role of line-edge roughness scattering and the electron–electron interaction in the transport problem [55].
Figure 9 shows the mean free paths associated with line-edge roughness and the electron–electron interaction. In the simulation, the edge roughness is set to be highly correlated, ΔL = 3 nm, which reduces the mean free path below the nanometer range and the electron–electron scattering rate is assumed 50 ps for a momentum conserving interaction [56]. It can be seen that the analytical results of Equation (20) for line-edge roughness are in agreement with the numerical simulations and are in correspondence with Fermi’s golden rule ( λ L E R    1 / Δ W 2 ) [45]. By incorporating the electron–electron interaction, there is a deviation in total mean free path of carriers at small roughness amplitudes. The total MFP is dominated by the effects of the electron–electron interaction at small roughness while the line-edge roughness scattering is the dominant scattering mechanism at larger roughness amplitudes. Electron–electron interactions are known to have significant effects on the carrier transport in materials with one-dimensional (1D) confinement, e.g., GNR interconnects. As the GNRs in this application need to be long, the 1D problem is very strong and carrier transport is deep in the localization regime [57]. The carriers transport can only take place by tunneling between localized edge states [58] which results in significant reduction of transmission probability [54]. However, the GNR length as a channel material is 16 nm in our simulation, which is a typical channel length for emerging transistors and the GNR width is ~1.6 nm; thus, the strength of 1D problem corresponding to the ratio of the GNR channel length to GNR width (W/L ≈ 1/10) is not large enough to make electron–electron interaction a considerable portion for most roughness amplitudes. However, the soundness of single-particle calculations with regard to width-to-length ratio of GNR is still controversial in the literature, such that charge localization due to strong edge roughness has been reported in some works [59,60] as a responsible mechanism for Coulomb blockade and the formation of bottlenecks for carrier transport in GNR channels. Further research is required to understand the exact mechanism for charge localization along the edge. Particularly, the manner in which the edge disorder changes the potential landscape in a graphene nanoribbon so that electrons prefer to be located along the edge rather than transported in the bulk needs to be investigated.

6. Conclusions

We present a physics-based analytical model compatible with SPICE for the circuit simulation of GNR FETs. The carrier charge and current have been analytically calculated and compared with the numerical data obtained by NEGF formalism. We presented the device-level performance of non-ideal GNR FETs in edge-enhanced band-to-band-tunneling and localization regimes for various roughness amplitudes. Corresponding to these two regimes, IOFF is initially increased, then decreased; while, on the other hand, ION is continuously decreased by increasing roughness amplitude. The band-to-band-tunneling and the corresponding increase in off-current can be reduced by accurately choosing the supply voltage for a given GNR width. The line-edge roughness increases the threshold voltage and limits the advantage of bandgap engineering of GNR FETs for scaling down the supply voltages. Our results show that the line-edge roughness in the GNR channels associated with the lack of atomic-scale precision in current patterning technique significantly degrades the performance of GNR FETs.

Author Contributions

Both authors have contributed equally to the paper.

Conflicts of Interest

The authors declare no conflict of interest.

References

  1. Wilson, L. International Technology Roadmap for Semiconductors (ITRS); Semiconductor Industry Association: Washington, DC, USA, 2013. [Google Scholar]
  2. Novoselov, K.S.; Fal, V.; Colombo, L.; Gellert, P.; Schwab, M.; Kim, K. A roadmap for graphene. Nature 2012, 490, 192–200. [Google Scholar] [CrossRef] [PubMed]
  3. Obeng, Y.; De Gendt, S.; SRinivasan, P.; Misra, D.; Iwai, H.; Karim, Z.; Hess, D.; Grebel, H. Graphene and Emerging Materials for Post-CMOS Applications; Electrochemical Society: Pennington, NJ, USA, 2009. [Google Scholar]
  4. Novoselov, K.; Geim, A.K.; Morozov, S.; Jiang, D.; Katsnelson, M.; Grigorieva, I.; Dubonos, S.; Firsov, A. Two-dimensional gas of massless dirac fermions in graphene. Nature 2005, 438, 197–200. [Google Scholar] [CrossRef] [PubMed] [Green Version]
  5. Cooper, D.R.; D’Anjou, B.; Ghattamaneni, N.; Harack, B.; Hilke, M.; Horth, A.; Majlis, N.; Massicotte, M.; Vandsburger, L.; Whiteway, E. Experimental review of graphene. Int. Sch. Res. Not. 2012, 2012. [Google Scholar] [CrossRef]
  6. Schwierz, F. Graphene transistors: Status, prospects, and problems. Proc. IEEE 2013, 101, 1567–1584. [Google Scholar] [CrossRef]
  7. Harada, N.; Sato, S.; Yokoyama, N. Theoretical investigation of graphene nanoribbon field-effect transistors designed for digital applications. Jpn. J. Appl. Phys. 2013, 52, 094301. [Google Scholar] [CrossRef]
  8. Johari, Z.; Hamid, F.; Tan, M.L.P.; Ahmadi, M.T.; Harun, F.; Ismail, R. Graphene nanoribbon field effect transistor logic gates performance projection. J. Comput. Theor. Nanosci. 2013, 10, 1164–1170. [Google Scholar] [CrossRef]
  9. Poljak, M.; Wang, K.L.; Suligoj, T. Variability of bandgap and carrier mobility caused by edge defects in ultra-narrow graphene nanoribbons. Solid-State Electron. 2015, 108, 67–74. [Google Scholar] [CrossRef]
  10. Michetti, P.; Iannaccone, G. Analytical model of one-dimensional carbon-based schottky-barrier transistors. IEEE Trans. Electron Dev. 2010, 57, 1616–1625. [Google Scholar] [CrossRef]
  11. Choudhury, M.; Yoon, Y.; Guo, J.; Mohanram, K. Technology Exploration for Graphene Nanoribbon F s. In Proceedings of the 45th Annual Design Automation Conference, Anaheim, CA, USA, 8–13 June 2008; pp. 272–277.
  12. Chen, Y.-Y.; Rogachev, A.; Sangai, A.; Iannaccone, G.; Fiori, G.; Chen, D. A SPICE-Compatible Model of Graphene nano-Ribbon Field-Effect Transistors Enabling Circuit-Level Delay and Power Analysis under Process Variation. In Proceedings of the IEEE Design, Automation & Test in Europe Conference & Exhibition (DATE), Grenoble, France, 18-22 March 2013; pp. 1789–1794.
  13. Xu, G.; Torres Jr, C.M.; Tang, J.; Bai, J.; Song, E.B.; Huang, Y.; Duan, X.; Zhang, Y.; Wang, K.L. Edge effect on resistance scaling rules in graphene nanostructures. Nano Lett. 2011, 11, 1082–1086. [Google Scholar] [CrossRef] [PubMed]
  14. Yazdanpanah, A.; Pourfath, M.; Fathipour, M.; Kosina, H.; Selberherr, S. A numerical study of line-edge roughness scattering in graphene nanoribbons. IEEE Trans. Electron Dev. 2012, 59, 433–440. [Google Scholar] [CrossRef]
  15. Yoon, Y.; Fiori, G.; Hong, S.; Iannaccone, G.; Guo, J. Performance comparison of graphene nanoribbon fets with schottky contacts and doped reservoirs. IEEE Trans. Electron Dev. 2008, 55, 2314–2323. [Google Scholar] [CrossRef]
  16. Kang, J.; Sarkar, D.; Khatami, Y.; Banerjee, K. Proposal for all-graphene monolithic logic circuits. Appl. Phys. Lett. 2013, 103, 083113. [Google Scholar] [CrossRef]
  17. Owlia, H.; Keshavarzi, P. Investigation of the novel attributes of a double-gate graphene nanoribbon fet with aln high-κ dielectrics. Superlattices Microstruct. 2014, 75, 613–620. [Google Scholar] [CrossRef]
  18. Oh, J.G.; Hong, S.K.; Kim, C.-K.; Bong, J.H.; Shin, J.; Choi, S.-Y.; Cho, B.J. High performance graphene field effect transistors on an aluminum nitride substrate with high surface phonon energy. Appl. Phys. Lett. 2014, 104, 193112. [Google Scholar]
  19. Konar, A.; Fang, T.; Jena, D. Effect of high-k dielectrics on charge transport in graphene. 2009; arXiv:0902.0819. [Google Scholar]
  20. Banadaki, Y.; Srivastava, A. Scaling effects on static metrics and switching attributes of graphene nanoribbon fet for emerging technology. IEEE Trans. Emerg. Top. Comput. 2015, 4, 458–469. [Google Scholar] [CrossRef]
  21. Grassi, R.; Poli, S.; Gnani, E.; Gnudi, A.; Reggiani, S.; Baccarani, G. Tight-binding and effective mass modeling of armchair graphene nanoribbon fets. Solid-State Electron. 2009, 53, 462–467. [Google Scholar] [CrossRef]
  22. Banadaki, Y.M.; Srivastava, A. Investigation of the width-dependent static characteristics of graphene nanoribbon field effect transistors using non-parabolic quantum-based model. Solid-State Electron. 2015, 111, 80–90. [Google Scholar] [CrossRef]
  23. Kliros, G.S. Scaling Effects on the Gate Capacitance of Graphene Nanoribbon Transistors. In Proceedings of the IEEE International Semiconductor Conference (CAS), Sinaia, Romania, 15–17 October 2012; pp. 83–86.
  24. Deng, J.; Wong, H.P. A compact spice model for carbon-nanotube field-effect transistors including nonidealities and its application-part i: Model of the intrinsic channel region. IEEE Trans. Electron Dev. 2007, 54, 3186–3194. [Google Scholar] [CrossRef]
  25. Gholipour, M.; Chen, Y.-Y.; Sangai, A.; Chen, D. Highly Accurate SPICE-Compatible Modeling for Single-and Double-Gate Gnrfets with Studies on Technology Scaling. In Proceedings of the Conference on Design, Automation & Test in Europe, Dresden, Germany, 24–28 March 2014; p. 120.
  26. Capacitor Calculator. Available online: http://www.Technick.Net/public/code/cp_dpage.Php?Aiocp_dp=util_ pcb_imp_microstrip_embed (accessed on 7 January 2015).
  27. Garg, R.; Bahl, I.; Bozzi, M. Microstrip Lines and Slotlines; Artech house: Norwood, MA, USA, 2013. [Google Scholar]
  28. Wang, J.; Lundstrom, M. Does Source-to-Drain Tunneling Limit the Ultimate Scaling of Mosfets? In Proceedings of the IEEE International Electron Devices Meeting (IEDM'02), San Francisco, CA, USA, 8–11 December 2002; pp. 707–710.
  29. Datta, S. Quantum Transport: Atom to Transistor; Cambridge University Press: Cambridge, UK, 2005. [Google Scholar]
  30. Kane, E.O. Theory of tunneling. J. Appl. Phys. 1961, 32, 83–91. [Google Scholar] [CrossRef]
  31. Geist, J.; Lowney, J. Effect of band-gap narrowing on the built-in electric field in n-type silicon. J. Appl. Phys. 1981, 52, 1121–1123. [Google Scholar] [CrossRef]
  32. Geim, A.K.; Novoselov, K.S. The rise of graphene. Nat. Mater. 2007, 6, 183–191. [Google Scholar] [CrossRef] [PubMed]
  33. Akturk, A.; Goldsman, N. Electron transport and full-band electron-phonon interactions in graphene. J. Appl. Phys. 2008, 103, 053702. [Google Scholar] [CrossRef]
  34. Chen, J.-H.; Jang, C.; Xiao, S.; Ishigami, M.; Fuhrer, M.S. Intrinsic and extrinsic performance limits of graphene devices on sio2. Nat. Nanotechnol. 2008, 3, 206–209. [Google Scholar] [CrossRef] [PubMed]
  35. Yang, Y.; Murali, R. Impact of size effect on graphene nanoribbon transport. IEEE Electron Dev. Lett. 2010, 31, 237–239. [Google Scholar] [CrossRef]
  36. Zhao, P.; Choudhury, M.; Mohanram, K.; Guo, J. Computational model of edge effects in graphene nanoribbon transistors. Nano Res. 2008, 1, 395–402. [Google Scholar] [CrossRef]
  37. Lundstrom, M.; Guo, J. Nanoscale Transistors: Device Physics, Modeling and Simulation; Springer Science & Business Media: New York, NY, USA, 2006. [Google Scholar]
  38. Perebeinos, V.; Tersoff, J.; Avouris, P. Electron-phonon interaction and transport in semiconducting carbon nanotubes. Phys. Rev. Lett. 2005, 94, 086802. [Google Scholar] [CrossRef] [PubMed]
  39. Rakheja, S.; Kumar, V.; Naeemi, A. Evaluation of the potential performance of graphene nanoribbons as on-chip interconnects. Proc. IEEE 2013, 101, 1740–1765. [Google Scholar] [CrossRef]
  40. Wang, X.; Ouyang, Y.; Li, X.; Wang, H.; Guo, J.; Dai, H. Room-temperature all-semiconducting sub-10-nm graphene nanoribbon field-effect transistors. Phys. Rev. Lett. 2008, 100, 206803. [Google Scholar] [CrossRef] [PubMed]
  41. Areshkin, D.A.; Gunlycke, D.; White, C.T. Ballistic transport in graphene nanostrips in the presence of disorder: Importance of edge effects. Nano Lett. 2007, 7, 204–210. [Google Scholar] [CrossRef] [PubMed]
  42. Gunlycke, D.; Areshkin, D.; White, C. Semiconducting graphene nanostrips with edge disorder. Appl. Phys. Lett. 2007, 90, 142104. [Google Scholar] [CrossRef]
  43. Gunlycke, D.; White, C. Scaling of the localization length in armchair-edge graphene nanoribbons. Phys. Rev. B 2010, 81, 075434. [Google Scholar] [CrossRef]
  44. Goodnick, S.; Ferry, D.; Wilmsen, C.; Liliental, Z.; Fathy, D.; Krivanek, O. Surface roughness at the Si(100)-Sio2 interface. Phys. Rev. B 1985, 32, 8171. [Google Scholar] [CrossRef]
  45. Fang, T.; Konar, A.; Xing, H.; Jena, D. Mobility in semiconducting graphene nanoribbons: Phonon, impurity, and edge roughness scattering. Phys. Rev. B 2008, 78, 205403. [Google Scholar] [CrossRef]
  46. Goharrizi, A.Y.; Pourfath, M.; Fathipour, M.; Kosina, H.; Selberherr, S. An analytical model for line-edge roughness limited mobility of graphene nanoribbons. IEEE Trans. Electron Dev. 2011, 58, 3725–3735. [Google Scholar] [CrossRef]
  47. Luisier, M.; Klimeck, G. Performance analysis of statistical samples of graphene nanoribbon tunneling transistors with line edge roughness. Appl. Phys. Lett. 2009, 94, 223505. [Google Scholar] [CrossRef]
  48. Bai, J.; Duan, X.; Huang, Y. Rational fabrication of graphene nanoribbons using a nanowire etch mask. Nano Lett. 2009, 9, 2083–2087. [Google Scholar] [CrossRef] [PubMed]
  49. Lin, M.-W.; Ling, C.; Zhang, Y.; Yoon, H.J.; Cheng, M.M.-C.; Agapito, L.A.; Kioussis, N.; Widjaja, N.; Zhou, Z. Room-temperature high on/off ratio in suspended graphene nanoribbon field-effect transistors. Nanotechnology 2011, 22, 265201. [Google Scholar] [CrossRef] [PubMed]
  50. Huang, C.-H.; Su, C.-Y.; Okada, T.; Li, L.-J.; Ho, K.-I.; Li, P.-W.; Chen, I.-H.; Chou, C.; Lai, C.-S.; Samukawa, S. Ultra-low-edge-defect graphene nanoribbons patterned by neutral beam. Carbon 2013, 61, 229–235. [Google Scholar] [CrossRef]
  51. Yoon, Y.; Guo, J. Effect of edge roughness in graphene nanoribbon transistors. Appl. Phys. Lett. 2007, 91, 073103. [Google Scholar] [CrossRef]
  52. Fiori, G.; Iannaccone, G. Simulation of graphene nanoribbon field-effect transistors. Electron Dev. Lett. IEEE 2007, 28, 760–762. [Google Scholar] [CrossRef]
  53. Sprinkle, M.; Ruan, M.; Hu, Y.; Hankinson, J.; Rubio-Roy, M.; Zhang, B.; Wu, X.; Berger, C.; De Heer, W.A. Scalable templated growth of graphene nanoribbons on SiC. Nat. Nanotechnol. 2010, 5, 727–731. [Google Scholar] [CrossRef] [PubMed] [Green Version]
  54. Evaldsson, M.; Zozoulenko, I.V.; Xu, H.; Heinzel, T. Edge-disorder-induced anderson localization and conduction gap in graphene nanoribbons. Phys. Rev. B 2008, 78, 161407. [Google Scholar] [CrossRef]
  55. Kahnoj, S.S.; Touski, S.B.; Pourfath, M. The effect of electron-electron interaction induced dephasing on electronic transport in graphene nanoribbons. Appl. Phys. Lett. 2014, 105, 103502. [Google Scholar] [CrossRef]
  56. Li, X.; Barry, E.; Zavada, J.; Nardelli, M.B.; Kim, K. Influence of electron-electron scattering on transport characteristics in monolayer graphene. Appl. Phys. Lett. 2010, 97, 082101. [Google Scholar] [CrossRef]
  57. Lherbier, A.; Biel, B.; Niquet, Y.-M.; Roche, S. Transport length scales in disordered graphene-based materials: Strong localization regimes and dimensionality effects. Phys. Rev. Lett. 2008, 100, 036803. [Google Scholar] [CrossRef] [PubMed]
  58. Datta, S. Electronic Transport in Mesoscopic Systems; Cambridge University Press: Cambridge, UK, 1997. [Google Scholar]
  59. Bischoff, D.; Varlet, A.; Simonet, P.; Eich, M.; Overweg, H.; Ihn, T.; Ensslin, K. Localized charge carriers in graphene nanodevices. Appl. Phys. Rev. 2015, 2, 031301. [Google Scholar] [CrossRef]
  60. Sols, F.; Guinea, F.; Neto, A.C. Coulomb blockade in graphene nanoribbons. Phys. Rev. Lett. 2007, 99, 166803. [Google Scholar] [CrossRef] [PubMed]
Figure 1. 3D view of a graphene nanoribbon field effect transistor (GNR FET) with armchair GNR (N,0) as channel material together with the device geometries.
Figure 1. 3D view of a graphene nanoribbon field effect transistor (GNR FET) with armchair GNR (N,0) as channel material together with the device geometries.
Electronics 05 00011 g001
Figure 2. (a) Energy band diagram and the corresponding components in the equivalent circuit model of a GNR FET; (b) Series implementation of two voltage-controlled current sources in SPICE to obtain the channel surface potential; (c) GNR FET circuit symbol.
Figure 2. (a) Energy band diagram and the corresponding components in the equivalent circuit model of a GNR FET; (b) Series implementation of two voltage-controlled current sources in SPICE to obtain the channel surface potential; (c) GNR FET circuit symbol.
Electronics 05 00011 g002
Figure 3. (a) Energy-position-resolved local density of states of a typical GNR FET simulated with NEGF formalism [22], which shows three possible regions for carrier transport in GNR FETs; (b) Contribution of the BTBT current in total current of GNR FETs as a function of drain voltages for different gate voltages and various GNR widths.
Figure 3. (a) Energy-position-resolved local density of states of a typical GNR FET simulated with NEGF formalism [22], which shows three possible regions for carrier transport in GNR FETs; (b) Contribution of the BTBT current in total current of GNR FETs as a function of drain voltages for different gate voltages and various GNR widths.
Electronics 05 00011 g003
Figure 4. (a) Line-edge roughness scattering of a graphene nanoribbon in real space and reciprocal space. Note: The variation of the GNR width in real space causes the generation of edge states and potential variation of its bandgap in reciprocal space; (b) Removing or adding carbon atoms at the edge (e.g., GNR (10,0)) can significantly change the local bandgap of GNR and the corresponding change in the local states can contribute in the enhancement of the BTBT current at small roughness amplitude.
Figure 4. (a) Line-edge roughness scattering of a graphene nanoribbon in real space and reciprocal space. Note: The variation of the GNR width in real space causes the generation of edge states and potential variation of its bandgap in reciprocal space; (b) Removing or adding carbon atoms at the edge (e.g., GNR (10,0)) can significantly change the local bandgap of GNR and the corresponding change in the local states can contribute in the enhancement of the BTBT current at small roughness amplitude.
Electronics 05 00011 g004
Figure 5. An example of two-dimensional fitting of continuous analytical results to the variety of discrete numerical data from the NEGF simulation, which has been used to obtain the fitting parameter δ = 0.05.
Figure 5. An example of two-dimensional fitting of continuous analytical results to the variety of discrete numerical data from the NEGF simulation, which has been used to obtain the fitting parameter δ = 0.05.
Electronics 05 00011 g005
Figure 6. IDS–VGS characteristic of GNR FETs with three different GNR indices of N = 6, 12 and 18 for (a) VDS = 0.1 V and (b) VDS = 0.5 V, respectively; (c) IDS–VDS characteristics of GNR FET at different gate voltages. Note: The numerical results are shown with dotted symbols and the analytical results with solid lines; (d) ID (ON) and ID (OFF) vs. ∆W/W for LCH = 16 nm.
Figure 6. IDS–VGS characteristic of GNR FETs with three different GNR indices of N = 6, 12 and 18 for (a) VDS = 0.1 V and (b) VDS = 0.5 V, respectively; (c) IDS–VDS characteristics of GNR FET at different gate voltages. Note: The numerical results are shown with dotted symbols and the analytical results with solid lines; (d) ID (ON) and ID (OFF) vs. ∆W/W for LCH = 16 nm.
Electronics 05 00011 g006
Figure 7. IDSVGS characteristic of three GNR FETs with the channel of (a) GNR (9,0); (b) GNR (15,0) and (c) GNR (24,0) at VDS = 0.25 V. The ideal edge GNR FETs and non-ideal GNR FETs with edge roughness variations of 0.04, 0.08 and 0.2 are shown.
Figure 7. IDSVGS characteristic of three GNR FETs with the channel of (a) GNR (9,0); (b) GNR (15,0) and (c) GNR (24,0) at VDS = 0.25 V. The ideal edge GNR FETs and non-ideal GNR FETs with edge roughness variations of 0.04, 0.08 and 0.2 are shown.
Electronics 05 00011 g007
Figure 8. (a) Off-current; (b) on-current and (c) ION/IOFF ratio as a function of armchair GNR index N. Note: VDD = 0.5 V.
Figure 8. (a) Off-current; (b) on-current and (c) ION/IOFF ratio as a function of armchair GNR index N. Note: VDD = 0.5 V.
Electronics 05 00011 g008
Figure 9. Mean free path (MFP) of line-edge roughness and electron–electron interaction. Note: Symbol shows the numerical results and solid curves show the analytical results from Equation (20) for the mean free path of line-edge roughness together with the fitting equation for the extracted mean free path of the electron–electron interaction.
Figure 9. Mean free path (MFP) of line-edge roughness and electron–electron interaction. Note: Symbol shows the numerical results and solid curves show the analytical results from Equation (20) for the mean free path of line-edge roughness together with the fitting equation for the extracted mean free path of the electron–electron interaction.
Electronics 05 00011 g009
Table 1. Obtained values of fitting parameters, the searching ranges and step, along with the corresponding errors.
Table 1. Obtained values of fitting parameters, the searching ranges and step, along with the corresponding errors.
Fitting ParameterObtained ValueSearching RangeSearching Step% RMSE
lrelax40 nm10 nm–100 nm5 nm<10%
δ0.050.01–0.10.025
γ2.90–30.5, then 0.1<20%
α r 6 × 10-6From 0Different (Nonlinear)
β r 0.0145From 00.01, 0.001 and 0.0001
Table 2. Scope of the device dimension and line-edge roughness in GNR FET Model.
Table 2. Scope of the device dimension and line-edge roughness in GNR FET Model.
Device DimensionGNR Channel Length ( L C H ) 10  nm      45  nm
GNR Channel Width (WGNR, GNR(N,0)) ~ 0.87  nm  ( N = 6 )       ~ 3.18  nm  ( N = 25 )
Oxide Thickness ( t O X ) 0.5  nm      2.0  nm
Line-edge RoughnessRoughness Amplitude ( Δ W ) 0.0       0.2
Roughness Correlation ( Δ L ) 3  nm      10  nm

Share and Cite

MDPI and ACS Style

Banadaki, Y.M.; Srivastava, A. Effect of Edge Roughness on Static Characteristics of Graphene Nanoribbon Field Effect Transistor. Electronics 2016, 5, 11. https://doi.org/10.3390/electronics5010011

AMA Style

Banadaki YM, Srivastava A. Effect of Edge Roughness on Static Characteristics of Graphene Nanoribbon Field Effect Transistor. Electronics. 2016; 5(1):11. https://doi.org/10.3390/electronics5010011

Chicago/Turabian Style

Banadaki, Yaser M., and Ashok Srivastava. 2016. "Effect of Edge Roughness on Static Characteristics of Graphene Nanoribbon Field Effect Transistor" Electronics 5, no. 1: 11. https://doi.org/10.3390/electronics5010011

Note that from the first issue of 2016, this journal uses article numbers instead of page numbers. See further details here.

Article Metrics

Back to TopTop