Next Article in Journal
An 8–12.5-GHz LC PLL with Dual VCO and Noise-Reduced LDO Regulator for Multilane Multiprotocol SerDes in 28-nm CMOS Technology
Next Article in Special Issue
Low-Complexity Aggregation Techniques for DOA Estimation over Wide-RF Bandwidths
Previous Article in Journal
A Survey of MMIC Active Filters
Previous Article in Special Issue
Deep Learning Techniques for the Classification of Colorectal Cancer Tissue
 
 
Article

Article Versions Notes

Electronics 2021, 10(14), 1684; https://doi.org/10.3390/electronics10141684
Action Date Notes Link
article xml file uploaded 14 July 2021 13:17 CEST Original file -
article xml uploaded. 14 July 2021 13:17 CEST Update https://www.mdpi.com/2079-9292/10/14/1684/xml
article pdf uploaded. 14 July 2021 13:17 CEST Version of Record https://www.mdpi.com/2079-9292/10/14/1684/pdf
article html file updated 14 July 2021 13:18 CEST Original file -
article html file updated 27 July 2022 04:49 CEST Update https://www.mdpi.com/2079-9292/10/14/1684/html
Back to TopTop