Next Article in Journal
Understanding Timing Error Characteristics from Overclocked Systolic Multiply–Accumulate Arrays in FPGAs
Previous Article in Journal
Multi-Ported GC-eDRAM Bitcell with Dynamic Port Configuration and Refresh Mechanism
 
 
Article

Article Versions Notes

J. Low Power Electron. Appl. 2024, 14(1), 3; https://doi.org/10.3390/jlpea14010003
Action Date Notes Link
article xml file uploaded 6 January 2024 02:54 CET Original file -
article xml uploaded. 6 January 2024 02:54 CET Update -
article pdf uploaded. 6 January 2024 02:54 CET Version of Record https://www.mdpi.com/2079-9268/14/1/3/pdf-vor
article html file updated 6 January 2024 02:56 CET Original file -
article xml file uploaded 9 January 2024 11:11 CET Update -
article xml uploaded. 9 January 2024 11:11 CET Update https://www.mdpi.com/2079-9268/14/1/3/xml
article pdf uploaded. 9 January 2024 11:11 CET Updated version of record https://www.mdpi.com/2079-9268/14/1/3/pdf
article html file updated 9 January 2024 11:12 CET Update https://www.mdpi.com/2079-9268/14/1/3/html
Back to TopTop