Next Article in Journal
Three-Dimensional Theoretical Model for Soil Arching with Inclined Slip Surfaces
Next Article in Special Issue
A Full Ka-Band CMOS Amplifier Using Inductive Neutralization with a Flat Gain of 13 ± 0.2 dB
Previous Article in Journal
Special Issue on Recent Advances in Theoretical and Computational Modeling of Composite Materials and Structures
Previous Article in Special Issue
A 60 GHz CMOS I/Q Receiver for High-Speed Wireless Communication System
 
 
Article
Peer-Review Record

An S/C/X-Band 4-Bit Digital Step Attenuator MMIC with 0.25 μm GaN HEMT Technology

Appl. Sci. 2022, 12(9), 4717; https://doi.org/10.3390/app12094717
by Jeong-Geun Kim 1 and Kang-Hee Lee 2,*
Reviewer 1:
Reviewer 2: Anonymous
Appl. Sci. 2022, 12(9), 4717; https://doi.org/10.3390/app12094717
Submission received: 12 April 2022 / Revised: 28 April 2022 / Accepted: 5 May 2022 / Published: 7 May 2022
(This article belongs to the Special Issue Recent Research in Microwave and Millimeter-Wave Components)

Round 1

Reviewer 1 Report

This paper presents a 4-bit digital step attenuator based on 0.25 um GaN HEMT Technology. The demonstration of the work is generally clear, however, the novelty of the design method and technique is not clearly presented. Several comments on the work is listed below.

  1. The broadband digital attenuator is only 4-bit, however, the state-of-the-art attenuator is commonly 6-bit and even more. I didn't see any advantages of the one in this manuscript.
  2.    Several relevant work should be included in the introduction part. For example, the work listed below should be included and compared. 

[1] CGY2171XBUH/C1 6-bit 1-15 GHz Attenuator from OMMIC

3. There are quite some English writing issues, such as the abbreviation DSA is used directly in the manuscript without given the full name. 

Author Response

Please see the attachment.

Author Response File: Author Response.docx

Reviewer 2 Report

  1. Refer to the comparison table, what's the advantage in this work
  2. The phase error at high frequency looks not good, which part dominates this degradation
  3. In Fig4(b), the parasitic of DPDT should be clarified
  4. The impedance seen from ATT stages should be capacitive. With the SPDTs and DPDTs, please give more analysis about the inductors L1 and L2 

Author Response

Please see the attachment.

Author Response File: Author Response.docx

Round 2

Reviewer 1 Report

I have no further comments. I suggest to accept this manuscript for publication.

Reviewer 2 Report

Thanks for the revision. I have no more questions

Back to TopTop